09-13-2000



mad //s/00 ASSIGNM. 101454802 SHEET -PATENTS ONLY-

To: H	Honorable Commissioner of Patents and T	Frademarks:	
	Please record the attached original do	cument(s) or copy thereof.	
1.	Name of conveying party(ies) a) United Semiconductor Corp.		
2.	Address: No. 3, Li-F	croelectronics Corp. Hsin Rd. 2 ased Industrial Park	
3.	Nature of conveyance Assignment Security Agreement Other Execution Date: July 19, 2000	Merger Change of Name License Agreement	
4.	Application Number(s) or Patent Number(s): See Appendix A		
	The title of the (new) application is:		
		See Appendix A	
5.	Please send all correspondence concerning this (these) documents to:		
	P.O. Box 5 Palo Alto, Tel. No.: (N COLEMAN & HUGHES, LLP 12037 CA 94303-0746 650) 470-7430 650) 470-7440	
6.	Total number of applications and patents involved: 11		
7.	Total fee (37 CFR 3.41): \$440.00		
	(Order No. <u>JCIPG000</u>)	Deposit Account No. 50-0384	
8.	To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.		
Date	e: August 9, 2000	Paul L. Hickman Paul L. Hickman Paul L. Hickman Paul L. Hickman	
09/12/2000 MTHAI1	00000448 09466685	Registration No. 28,516	
	440-00 BP		

Attorney Docket No. JCIPG000

01 FC:581

(Revised 01/96)

Appendix A					
Title	Filing/Issue Date	Serial/Patent No.			
METHOD OF MANUFACTURING DYNAMIC RANDOM ACCESS MEMORY	1999/12/20	09/466,685			
FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURE	1999/12/20	09/467,251			
METHOD OF FORMING AN INTERMETAL DIELECTRIC LAYER	1999/12/22	09/471,055			
METHOD FOR IMPROVING YIELD OF CIRCUIT REPAIR	1999/12/22	09/470,247			
METHOD OF FABRICATING CAPACITOR	1999/12/20	09/467,590			
STRUCTURE FOR ESD PROTECTION WITH SINGLE CRYSTAL SILICON SIDED JUNCTION DIODE	1999/12/21	09/467,675			
FABRICATION METHOD FOR AN INTERCONNECT STRUCTURE	1999/12/20	09/467,459			
METHOD FOR FABRICATING AN INTERCONNECT	1999/12/20	09/466,686			
METHOD OF STABILIZING ANTI-REFLECTION COATING LAYER	1999/12/20	09/467,260			
METHOD OF STABILIZING ANTI-REFLECTION COATING LAYER	1999/12/20	09/467,284			
METHOD OF IMPROVING QUALITY OF POLYSILICON/GATE OXIDE INTERFACE	1999/12/20	09/467,286			

PATENT REEL: 011050 FRAME: 0485

ASSIGNMENT OF PATENTS AND PATENT APPLICATIONS

United Semiconductor Corp., A Taiwanese corporation having a place of business at No. 3, Li-Hsin Rd. 2. Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C., (hereafter ASSIGNOR) has been assigned or otherwise has an ownership interest in certain new and useful improvements as set forth in the patents and patent applications listed in attached Appendix A.

For good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, ASSIGNOR hereby:

- Sell(s), assign(s) and transfer(s) to <u>United Microelectronics Corp.</u>, a Taiwanese corporation 1) having a place of business at No. 3, Li-Hsin Rd. 2, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C. (hereinafter referred to as "ASSIGNEE") the entire right, title and interest in any and all improvements and inventions disclosed in, application(s) based upon, and Patent(s) (including foreign patents) granted upon the information which is disclosed therein.
- 2) Authorize and request the Commissioner of Patents to issue any and all Letters Patents resulting from said application(s) or any division(s), continuation(s), substitute(s), reexamination(s) or reissue(s) thereof to the ASSIGNEE.
- Agree to execute all papers and documents and, entirely at the ASSIGNEE's expense, perform 3) any acts which are reasonably necessary in connection with the prosecution of said application(s), as well as any derivative and applications thereof, foreign applications based thereon, and/or the enforcement of patents resulting from such applications.
- Agree that the terms, covenants and conditions of this assignment shall inure to the benefit of 4) the ASSIGNEE, its successors, assigns and other legal representative(s), and shall be binding upon the inventor(s), as well as the inventor's heirs, legal representatives and assigns.
- Warrant and represent that ASSIGNOR has not entered, and will not enter into any assignment, 5) contract, or understanding that conflicts with this assignment.

Signed on the date(s) indicated beside my (our) signature(s).

United Semiconductor Corp.

Typed Name: Perer Chang

President

United Semiconductor Corp

Witnesses:

Signature _

Wilson H.L. Lee

Bv

7F-1, No. 100, Roosevelt Rd., Sec. 2

Taipei, Taiwan, R.O.C.

Signature Felix Yeh

7F-1, No. 100, Roosevelt Rd., Sec. 2

Taipei, Taiwan, R.O.C.

_Date: (19/00

Date: July 19, 2000

Appendix A					
Title	Filing/Issue Date	Serial/Patent No.			
METHOD OF MANUFACTURING DYNAMIC RANDOM ACCESS MEMORY	1999/12/20	09/466,685			
FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURE	1999/12/20	09/467,251			
METHOD OF FORMING AN INTERMETAL DIELECTRIC LAYER	1999/12/22	09/471,055			
METHOD FOR IMPROVING YIELD OF CIRCUIT REPAIR	1999/12/22	09/470,247			
METHOD OF FABRICATING CAPACITOR	1999/12/20	09/467,590			
STRUCTURE FOR ESD PROTECTION WITH SINGLE CRYSTAL SILICON SIDED JUNCTION DIODE	1999/12/21	09/467,675			
FABRICATION METHOD FOR AN INTERCONNECT STRUCTURE	1999/12/20	09/467,459			
METHOD FOR FABRICATING AN INTERCONNECT	1999/12/20	09/466,686			
METHOD OF STABILIZING ANTI-REFLECTION COATING LAYER	1999/12/20	09/467,260			
METHOD OF STABILIZING ANTI-REFLECTION COATING LAYER	1999/12/20	09/467,284			
METHOD OF IMPROVING QUALITY OF POLYSILICON/GATE OXIDE INTERFACE	1999/12/20	09/467,286			

14

RECORDED: 08/15/2000

PATENT REEL: 011050 FRAME: 0487