FORM PTO 1595 RECORDATION CON (Rev. 6-93)	Detact and Trademant Office
OMB No. 0651-0011 (exp. 4/94)	
To the Honorable Commissioner of Patents and Trademarks	: Please record the attached original documents or copy thereof
Name of conveying party(ies):	Name and address of receiving party(ies)
Micron Electronics, Inc.	Name: Micron Technology; Inc.
	Internal Address:
Additional name(s) of conveying party(ies) attached? ☐ Yes ፟ No	
	Street Address: 8000 South Federal Way
3. Nature of conveyance:	
■ Assignment □ Merger	Ohu Daine Ohu ID ZID 00707 0000
□ Security Agreement □ Change of Name	City: Boise State: ID ZIP: 83707-0006
□ Other	Additional name(s) & address(es) attached□ Yes ☑ No
Execution Date: March 17, 2000	
4. Application number(s) or patent number(s): 09/619,597, filed Ju	aly 19,2000 10-12-2000
If this document is being filed together with a new application, the ex	recution date of the app
A. Patent Application No.(s)	B. Patent No.(s) 101485896
Additional numbers atta	ched?□ Yes □ No
Name and address of party to whom correspondence concerning document should be mailed:	6. Total Number of applications and and patents involved: One (1)
Name: <u>Stuart R. Hemphill</u>	7. Total fee (37 CFR 3.41)
Internal Address: <u>Dorsey & Whitney LLP</u>	,
	 ■ Enclosed □ Authorized to be charged to deposit account
Street Address: 220 South Sixth Street	Deposit account number:
City: <u>Minneapolis</u> State: <u>MN</u> ZIP <u>55402</u>	(Attach duplicate copy of this page if paying by deposit account)
/2000 MTHAI1 00000247 09619597 \ DO NOT USE	THIS SPACE
9.581 Statement and signature. To the best of my knowledge and belief, the foregoing information is document.	true and correct and any attached copy is a true copy of the original
Stuart R. Hemphill Name of person Signing Signature Page No. 28 084	September 21, 2000 Date
Reg. No. 28,084 Total number of pages including cover sh	eet, attachments, and document: 10

Mail documents to be recorded with required cover sheet information to:

ASSIGNMENT

Micron Electronics, Inc., a Minnesota corporation, having an office at 900 East Karcher Road, Nampa, Idaho 83687, for good and valuable consideration, the receipt and adequacy of which is hereby acknowledged, hereby sells, assigns, and transfers its entire right, title and interest in and to the Patents, including without limitation, damages and payments for past or future infringements thereof, and the right to bring suit and recover against any third party for acts of infringement occurring before the date of this Assignment, and including all divisions, continuations, continuations-in-part, reissues, reexaminations, extensions or equivalents thereof in all pending applications therefor, all foreign counterparts thereof and all pending applications therefor, and any period of market exclusivity relating thereto, in and to the following patents and patent applications to Micron Technology, Inc., a Delaware corporation, having a place of business at 8000 South Federal Way, Boise, ID 83707-0006:

PATENTS

ាំខាន់	Fig. 1.
(Somitta)	
6,037,803	Integrated Circuit Having Two Modes of I/O Pad Termination
6,031,787	Apparatus For Providing Additional Latency For Synchronously Accessed
	Memory
6,029,253	Method For Synchronizing Data With A Bi-Directional Buffer
6,029,223	Advanced Programmable Interrupt Controller
6,026,463	Method For Improving Data Transfer Rates For User Data Stored On A
	Desk Storage Device
6,026,046	Apparatus For Decoding Addresses
6,018,807	Simulation "Bus Contention" Detection
6,018,792	Apparatus For Performing A Low Latency Memory Read With Concurrent
	Snoop
6,006,310	Single Memory Device That Functions As A Multi-Way Set Associative
	Cache Memory
6,006,166	Apparatus For Testing A Controller With Random Constraints
6,000,001	Multiple Priority Accelerated Graphics Port (AGP) Request Queue
5,991,855	Low Latency Bus Memory Read With Concurrent Pipelined Snoops
5,991,843	Method and System For Concurrent Computer Transaction Processing
5,978,872	
5,974,239	Data Transfer Method For A Bus Device In A Computer System By Placing
	First and Second Addresses Corresponding to a Bridge and With The Bus
	Device Respectively On A Bus
5,968,139	
5,953,743	Method For Accelerating Memory Bandwidth

Assignment

Page 1

5,950,229	System For Apply and March D. 1999
	System For Accelerating Memory Bandwidth
5,935,233	Computer System With A Switch Interconnector For Computer Devices
5,933,859	Processor To Memory Interface Logic For Use In a Computer System
	Using A Multiplexed Memory Address
5,933,852	System and Method For Accelerated Remapping Defective Memory
	Locations
5,931,937	Symmetric Parallel Multi-Processing Bus Architecture
5,926,838	Interface For High Speed Memory
5,920,881	Method And System For Using A Virtual Register File In System Memory
5,919,252	Process and Apparatus For Adaptive Bus Termination
5,911,078	Method For Multi-Threaded Disk Drive Operation In A Computer System
5,911,077	System For Multithreaded Disk Drive Operation In A Computer System
5,909,701	Interface For High Speed Memory
5,905,910	System For Multi-Threaded Disk Drive Operation In A Computer System
	Using an Interrupt Processor Software Module Analyzing and Processing
	Interrupt Signals To Control Data Transfer
5,905,878	Method For Controlling Access To A Computer Bus
5,905,858	System For Method Memory Error Handling
5,903,776	
5,898,891	Method For Transferring Data Directly Between The First And Second
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Data Storage Devices Without Transferring Data To The Memory Array or
1	Over The Input-Output Bus
5,889,726	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Memory
5,887,157	
5,878,235	
5,867,733	Mass Data Storage Controller Permitting Data to be Directly Transferred
	Between Storage Devices Without Transferring Data To Main Memory and
1	Without Transferring Data Over Input-Output Bus
5,862,314	
5,857,09	
5,857.08	4 Hierarchical Bus Structure Access System
5,832,41	8 Apparatus For Testing A Controller With Random Constraints
5,829,03	
5,822,54	, -
	Computer Bus
5,819,07	Memory Controller Apparatus With Low Skew Control Signal
5,815,67	_
	Computer Bus
5,813,0	
5,805.8	41 Symmetric Parallel Multi-Processing Bus Architecture

Page 2

5,805,835	Parallel Architecture Computer System and Method
	Method and System For Apportioning Computer Bus Bandwidth
	Advanced Programmable Interrupt Controller
5,740,380	Method and System For Apportioning Computer Bus Bandwidth
	Memory Controller With Low Skew Control Signal
5,666,522	Variable Speed Controller
5,664,140	Processor To Memory Interface Logic For Use In a Computer System
	Using A Multiplexed Memory Address
5,649,162	Local Bus Interface
5,581,793	System For Bypassing Setup States In A Bus Operation
TW/94625	Pipelined Burst Multi-Way Associative Cache Memory Device
TW/09059	Memory Controller With Low Skew Control Signal
4	

Page 3

PATENT APPLICATIONS

00/422 607	
09/432,687 09/418,468	
09/418,467	
09/418,466	
09/418,465	
09/417,964	
09/409,523	
09/409,367	
09/405,361	
09/405,360	
09/386,973	
09/386,808	
09/384,665	
09/383,468	
09/383,169	
09/378,560	
09/363,790	
09/363,789 09/363,605	
. 09/363,604	ł
09/363,594	
09/363,547	
09/352,723	Ì
09/352,722	1
09/352,721	
09/352,720	
09/352,719	1
09/352,718	1
09/349,816	4
09/349,422	4
09/332,279 09/332,278	4
09/327,412	_
09/327,291	
09/327,284	_
09/324,397	_
09/289,292	_
09/289,269	_
09/289,152	

Assignment

Page 4

09/289,151 -	
09/283,335	
09/258,236	
09/258,230	
09/248,598	
09/248,559	
09/244,598	
09/244,371	
09/240,526	
09/240,514	
09/239,911	
09/239,633	-~
09/237,413	•
09/237,278	
09/221,210	
09/212,139	
09/212,047	
09/206,793]
09/206,454]
09/201,550]
09/201,456]
09/201,410]
09/201,277]
09/200,622	1
09/196,571	1
09/191,571	_
09/191,569	_
09/189,566	_
09/183,782	4
09/183,781	_
09/183,627	4
09/179,236	-
09/179,235	ᅱ
09/178,207	\dashv
09/178,196 09/177,739	\dashv
09/177,739	{
09/173,507	\neg
09/172,926	
09/172,923	
09/158,179	
09/158,169	
09/156.182	

Page 5

09/153,992
09/149,689
09/131,922
09/131,497
09/131,447
09/131,446
09/128,704
09/128,410
09/128,403
09/127,282
09/127,207
09/126,978
09/126,942
09/119,979
09/119,842
09/119,763
09/119,663
09/111,243
09/110,083
09/108,572
09/107,782
09/106,967
09/093,579
09/092.588
09/092,586
09/092,585
09/092,460
09/083,716
09/060,099
09/059,840
09/056,198
09/056,197
09/053,392
09/053,378
09/048,933
09/048,932
09/045,975
09/045,974 09/025,722
09/025,722
09/016,055
09/010,337
09/010,335
(37.0.0,000

Page 6

09/010,250	
09/010,084	
09/009,915	
09/009,911	
09/008,996	
09/008,974	
09/008,973	
09/008,899	
09/006,698	
09/000,517	
09/000,511	
08/990,057]
08/984,393]
08/984,115	
08/974,374]
08/974,262]
08/971,973]
0 8/971,834]
08/960,777]
08/951,993]
08/951,772	
08/927,233] .
08/925,885	
08/922,243	_}
08/896,938	
08/896,936	٦.
08/888,501	_
08/887,868	_
08/887,042	_
08/887,041	_
08/886,525	_
08/882,428	_
08/882,327	
08/882,054	_
08/880,351	
08/873,994	
08/826,827	
08/826,548 08/767,180	
08/756,171	
08/742,773	
08/680,464	
TW/88/104,981	

Page 7

TW/88/101,137	7
TW/87/121,872	
PCT/US99/05643	
PCT/US99/04017	
PCT/US98/27791	
PCT/US98/27784	

			·	
Not Yet Assigned	98.00198.00	1/24/00	Computer System Having Reduced	James Meyer,
			Number of Bus Bridge Terminals	Terry Cronin
Not Yet Assigned	98.00198.01	1/18/00	Method of Reducing The Number of Bus	James Meyer,
			Bridge Terminals in a Computer System	Terry Cronin


Page 8

Executed on this day of	Jand 2000 at Nampa, Idaho.
-------------------------	----------------------------

Micron Electronics, Inc.

Steven P. Arnold

Vice President, General Counsei




State of Idaho

} ss.

County of Canyon

This _______ day of _______, 2000, before me personally came the above-named _______, who executed the foregoing instrument in my presence, and who acknowledged to me that he executed the same of his own free will for the purposes set forth therein.



Notary Public for Idaho

My commission expires 6/9/00

Assignment

Page 9

PATENT REEL: 011139 FRAME: 0681

RECORDED: 09/25/2000