OMB No. 0651-0011 (exp. 4/94)

## 10-20-2000



U.S. DEPARTMENT OF COMMERCE Patent and Trademark Office

To the Honorable Commissioner of 10149	92320 d original documents or copy thereof
Name of conveying party(ies):	Name and address of receiving party(ies)
Micron Electronics, Inc.	Name: Micron Technology, Inc.
	Internal Address:
Additional name(s) of conveying party(ies) attached?□ Yes    No	/4. S. /4
3. Nature of conveyance:	Street Address: 8000 South Federal Way
□ Security Agreement □ Change of Name	City: Boise State: ID ZIP: 83707-0006
□ Other	Additional name(s) & address(es) attached□ Yes 🖾 No
Execution Date: March 17, 2000	
4. Application number(s) or patent number(s): 09)672	649
If this document is being filed together with a new application, the exe	
A. Patent Application No.(s)	B. Patent No.(s)
Additional numbers attac	hed?□ Yes ⊠ No
Name and address of party to whom correspondence concerning document should be mailed:	6. Total Number of applications and and patents involved: One (1)
Name:Stuart R. Hemphill	7. Total fee (37 CFR 3.41)
Internal Address: Dorsey & Whitney LLP	7. Total fee (37 CFR 3.41)
	Authorized to be charged to deposit account
Street Address: 220 South Sixth Street	Deposit account number:
City: Minneapolis State: MN ZIP 55402	(Attach duplicate copy of this page if paying by deposit account)
DO NOT USE	
9. Statement and signature.  To the best of my knowledge and belief, the foregoing information is document.  Stuart R. Hemphill  Name of parson Signing  Signature	true and correct and any attached colvers atrue copy of the original
Stuart R. Hemphill	gon \$ 291x, 29 - Zwin
Name of person Signing Signature Reg. No. 28,084	Date
Total number of pages including cover sh	eet, attachments, and document:
Mail documents to be recorded with	required cover sheet information 2:
Commissioner of Patents & T	rademarks, Box Assignments

## **ASSIGNMENT**

Micron Electronics, Inc., a Minnesota corporation, having an office at 900 East Karcher Road, Nampa, Idaho 83687, for good and valuable consideration, the receipt and adequacy of which is hereby acknowledged, hereby sells, assigns, and transfers its entire right, title and interest in and to the Patents, including without limitation, damages and payments for past or future infringements thereof, and the right to bring suit and recover against any third party for acts of infringement occurring before the date of this Assignment, and including all divisions, continuations, continuations-in-part, reissues, reexaminations, extensions or equivalents thereof in all pending applications therefor, all foreign counterparts thereof and all pending applications therefor, and any period of market exclusivity relating thereto, in and to the following patents and patent applications to Micron Technology, Inc., a Delaware corporation, having a place of business at 8000 South Federal Way, Boise, ID 83707-0006:

## **PATENTS**

ได้เฉมีย	T 3 Net			
- Montrier				
6,037,803	Integrated Circuit Having Two Modes of I/O Pad Termination			
6,031,787	Apparatus For Providing Additional Latency For Synchronously Accessed			
	Memory			
6,029,253	Method For Synchronizing Data With A Bi-Directional Buffer			
6,029,223	Advanced Programmable Interrupt Controller			
6,026,463	Method For Improving Data Transfer Rates For User Data Stored On A			
	Desk Storage Device			
6,026,046	Apparatus For Decoding Addresses			
6,018,807	Simulation "Bus Contention" Detection			
6,018,792	Apparatus For Performing A Low Latency Memory Read With Concurrent			
	Snoop			
6,006,310	Single Memory Device That Functions As A Multi-Way Set Associative			
	Cache Memory			
6,006,166	Apparatus For Testing A Controller With Random Constraints			
6,000,001	Multiple Priority Accelerated Graphics Port (AGP) Request Queue			
5,991,855	Low Latency Bus Memory Read With Concurrent Pipelined Snoops			
5,991,843	Method and System For Concurrent Computer Transaction Processing			
5,978,872				
5,974,239	Data Transfer Method For A Bus Device In A Computer System By Placing			
	First and Second Addresses Corresponding to a Bridge and With The Bus			
1	Device Respectively On A Bus			
5,968,139	Method of Redirecting I/O Operations To Memory			
5,953,743				

Assignment

Page 1

5,935,233   Computer System With A Switch Interconnector For Computer Devices 5,933,859   Processor To Memory Interface Logic For Use In a Computer System   Using A Multiplexed Memory Address 5,933,852   System and Method For Accelerated Remapping Defective Memory   Locations 5,931,937   Symmetric Parallel Multi-Processing Bus Architecture 5,926,838   Interface For High Speed Memory 5,920,881   Method And System For Using A Virtual Register File In System Memory 5,919,252   Process and Apparatus For Adaptive Bus Termination 5,911,078   Method For Multi-Threaded Disk Drive Operation In A Computer System 5,911,077   System For Multithreaded Disk Drive Operation In A Computer System 5,909,701   Interface For High Speed Memory 5,905,910   System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing   Interrupt Signals To Control Data Transfer 5,905,878   Method For Controlling Access To A Computer Bus 5,903,776   Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891   Method For Transferring Data Directly Between The First And Second.   Data Storage Devices Without Transferring Data To The Memory Array or   Over The Input-Output Bus 5,889,726   Apparatus For Providing Additional Latency For Synchronously Accessed
Using A Multiplexed Memory Address  5,933,852 System and Method For Accelerated Remapping Defective Memory Locations  5,931,937 Symmetric Parallel Multi-Processing Bus Architecture  5,926,838 Interface For High Speed Memory  5,920,881 Method And System For Using A Virtual Register File In System Memory  5,912,022 Process and Apparatus For Adaptive Bus Termination  5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System  5,911,077 System For Multi-threaded Disk Drive Operation In A Computer System  5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System  Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,838 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Using A Multiplexed Memory Address  5,933,852 System and Method For Accelerated Remapping Defective Memory Locations  5,931,937 Symmetric Parallel Multi-Processing Bus Architecture  5,926,838 Interface For High Speed Memory  5,920,881 Method And System For Using A Virtual Register File In System Memory  5,919,252 Process and Apparatus For Adaptive Bus Termination  5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System  5,911,077 System For Multithreaded Disk Drive Operation In A Computer System  5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
System and Method For Accelerated Remapping Defective Memory Locations  5,931,937 Symmetric Parallel Multi-Processing Bus Architecture  5,926,838 Interface For High Speed Memory  5,920,881 Method And System For Using A Virtual Register File In System Memory  5,919,252 Process and Apparatus For Adaptive Bus Termination  5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System  5,911,077 System For Multithreaded Disk Drive Operation In A Computer System  5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Locations  5,931,937 Symmetric Parallel Multi-Processing Bus Architecture  5,926,838 Interface For High Speed Memory  5,920,881 Method And System For Using A Virtual Register File In System Memory  5,919,252 Process and Apparatus For Adaptive Bus Termination  5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System  5,911,077 System For Multithreaded Disk Drive Operation In A Computer System  5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System  Using an Interrupt Processor Software Module Analyzing and Processing  Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second.  Data Storage Devices Without Transferring Data To The Memory Array or  Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,931,937 Symmetric Parallel Multi-Processing Bus Architecture 5,926,838 Interface For High Speed Memory 5,920,881 Method And System For Using A Virtual Register File In System Memory 5,919,252 Process and Apparatus For Adaptive Bus Termination 5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System 5,911,077 System For Multithreaded Disk Drive Operation In A Computer System 5,909,701 Interface For High Speed Memory 5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer 5,905,878 Method For Controlling Access To A Computer Bus 5,905,858 System For Method Memory Error Handling 5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
<ul> <li>5,926,838 Interface For High Speed Memory</li> <li>5,920,881 Method And System For Using A Virtual Register File In System Memory</li> <li>5,919,252 Process and Apparatus For Adaptive Bus Termination</li> <li>5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System</li> <li>5,911,077 System For Multithreaded Disk Drive Operation In A Computer System</li> <li>5,909,701 Interface For High Speed Memory</li> <li>5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer</li> <li>5,905,878 Method For Controlling Access To A Computer Bus</li> <li>5,905,858 System For Method Memory Error Handling</li> <li>5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue</li> <li>5,898,391 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus</li> <li>5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed</li> </ul>
5,920,881 Method And System For Using A Virtual Register File In System Memory 5,919,252 Process and Apparatus For Adaptive Bus Termination 5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System 5,911,077 System For Multithreaded Disk Drive Operation In A Computer System 5,909,701 Interface For High Speed Memory 5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer 5,905,878 Method For Controlling Access To A Computer Bus 5,905,858 System For Method Memory Error Handling 5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,919,252 Process and Apparatus For Adaptive Bus Termination 5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System 5,911,077 System For Multithreaded Disk Drive Operation In A Computer System 5,909,701 Interface For High Speed Memory 5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer 5,905,878 Method For Controlling Access To A Computer Bus 5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
<ul> <li>5,911,078 Method For Multi-Threaded Disk Drive Operation In A Computer System</li> <li>5,911,077 System For Multithreaded Disk Drive Operation In A Computer System</li> <li>5,909,701 Interface For High Speed Memory</li> <li>5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer</li> <li>5,905,878 Method For Controlling Access To A Computer Bus</li> <li>5,905,858 System For Method Memory Error Handling</li> <li>5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue</li> <li>5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus</li> <li>5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed</li> </ul>
5,911,077 System For Multithreaded Disk Drive Operation In A Computer System  5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,909,701 Interface For High Speed Memory  5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,905,910 System For Multi-Threaded Disk Drive Operation In A Computer System Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Using an Interrupt Processor Software Module Analyzing and Processing Interrupt Signals To Control Data Transfer  5,905,878 Method For Controlling Access To A Computer Bus  5,905,858 System For Method Memory Error Handling  5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue  5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,905,878 Method For Controlling Access To A Computer Bus 5,905,858 System For Method Memory Error Handling 5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,905,858 System For Method Memory Error Handling 5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,903,776 Multiple Priority Accelerated Graphics Port (AGP) Request Queue 5,898,891 Method For Transferring Data Directly Between The First And Second. Data Storage Devices Without Transferring Data To The Memory Array or Over The Input-Output Bus 5,889,726 Apparatus For Providing Additional Larency For Synchronously Accessed
5,898,891 Method For Transferring Data Directly Between The First And Second.  Data Storage Devices Without Transferring Data To The Memory Array or  Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
5,898,891 Method For Transferring Data Directly Between The First And Second.  Data Storage Devices Without Transferring Data To The Memory Array or  Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Over The Input-Output Bus  5,889,726 Apparatus For Providing Additional Latency For Synchronously Accessed
Memory
5,887,157 Local Bus Interface
5,878,235 Method and System For Concurrent Computer Transaction Processing
5,867,733 Mass Data Storage Controller Permitting Data to be Directly Transferred
Between Storage Devices Without Transferring Data To Main Memory and
Without Transferring Data Over Input-Output Bus
5.862.314 System and Method For Remapping Defective Memory Locations
5,857,095 Method For Aligning A Control Signal and A Clock Signal
5.857.084 Hierarchical Bus Structure Access System
5.832.418 Apparatus For Testing A Controller With Random Constraints
5,829,036 Method For Providing and Operating Upgradeable Cache Circuity
5,822,549 Computer System and Bus Controller For Controlling Access To A
Computer Bus
5,819,076 Memory Controller Apparatus With Low Skew Control Signal
5,815,674 Method And System For Interfacing A Plurality of Bus Requesters With A
Computer Bus
5,813,029 Upgradeable Cache Circuit Using High Speed Multiplexer
5,805,841 Symmetric Parallel Multi-Processing Bus Architecture

Page 2

5,805,835	Parallel Architecture Computer System and Method
5,771,358	Method and System For Apportioning Computer Bus Bandwidth
5,745,772	Advanced Programmable Interrupt Controller
5,740,380	Method and System For Apportioning Computer Bus Bandwidth .
5,692,165	Memory Controller With Low Skew Control Signal
5,666,522	Variable Speed Controller
5,664,140	Processor To Memory Interface Logic For Use In a Computer System
	Using A Multiplexed Memory Address
5,649,162	Local Bus Interface
5,581,793	System For Bypassing Setup States In A Bus Operation
TW/94625	
TW/09059	
4	

Page 3

:	! !
i. I v	
09/432,687	
09/418,468	
09/418,467	1
09/418,466	l
09/418,465	1
09/417,964	]
09/409,523	<u>}</u>
09/409,367	
09/405,361	1
09/405,360	1
09/386,973	4
09/386,808	4
09/384,665	4
09/383,468	4
09/383,169	4
09/378,560	4
09/363,790	4
09/363,789	4
09/363,605	-
09/363,604	
09/363,594	-
09/363,547	-
09/352,723	
09/352,722	
09/352,721 09/352,720	-
09/352,720	$\dashv$
09/352,719	-
09/349,816	$\dashv$
09/349,422	一
09/332,279	$\neg$
09/332,278	
09/327,412	
09/327,291	
09/327,284	
09/324,397	
09/289,292	
09/289,269	
09/289,152	

09/289,151 -	
09/283,335	
09/258,236	
09/258,230	
09/248,598	
09/248,559	1
09/244,598	1
09/244,371	1
09/240,526	1
09/240,514	7
09/239,911	7
09/239,633	~ "
09/237,413	٦ :
09/237,278	7
09/221,210	7
09/212,139	7
09/212,047	1
09/206,793	-
09/206,454	7
09/201,550	$\dashv$
09/201,456	_
09/201,410	$\dashv$
09/201,277	
09/200,622	$\neg$
09/196,571	$\dashv$
09/191,571	
09/191,569	7
09/189,566	-
09/183,782	_
09/183,781	$\neg$
09/183,627	
09/179,236	
09/179,235	$\neg \neg$
09/178,207	
09/178,196	
09/177,739	
09/173,573	
09/173,507	
09/172,926	
09/172,923	
09/158,179	
09/158,169	
09/156,182	

Page 5

09/153,992	
09/149,689	
09/131,922	
09/131,497	
09/131,447	
09/131,446	
09/128,704	
09/128,410	
09/128,403	
09/127,282	
09/127,207	
09/126,978	. •
09/126,942	
09/119,979	
09/119,842	
09/119,763	
09/119,663	
09/111,243	
09/110,083	٠
09/108,572	
09/107,782	
09/106,967	
09/093,579	
09/092,588	
09/092,586	
09/092,585	
09/092,460	]
09/083,716	
09/060,099	1
09/059,840	1
09/056,198	1
09/056,197	4
09/053,392	4
09/053,378	4
09/048,933	_
09/048,932	_
09/045,975	
09/045,974	_
09/025,722 09/025,388	
09/016,055	
09/010,337	
09/010,335	_
021010100	

Page 6

09/010,250	
09/010,084	٠.
09/009,915	
09/009,911	
09/008,996	
09/008,974	
09/008,973	
09/008,899	
09/006,698	
09/000,517	
09/000,511	••
08/990,057	-
08/984,393	
08/984,115	
08/974,374	
08/974,262	
08/971,973	
08/971,834	1
08/960,777	1
08/951,993	]
08/951,772	7
08/927,233	] ·
08/925,885	7
08/922,243	].
08/896,938	
08/896,936	]·
08/888,501	
08/887,868	
08/887,042	╝
08/887,041	
08/886,525	
08/882,428	
08/882,327	
08/882,054	
08/880,351	
08/873,994	
08/826,827	
08/826,548	
08/767,180	_
08/756,171	
08/742,773 08/680,464	
TW/88/104,981	
[ W 1001 (U4, 701	

Page 7

TW/88/101,137	7
TW/87/121,872	
PCT/US99/05643	
PCT/US99/04017	
PCT/US98/27791	
PCT/US98/27784	

		2.		
Not Yet Assigned	98.00198.00	1/24/00	Computer System Having Reduced	James Meyer,
		}	Number of Bus Bridge Terminals	Terry Cronin
Not Yet Assigned	98.00198.01	1/18/00	Method of Reducing The Number of Bus	James Meyer,
			Bridge Terminals in a Computer System	Terry Cronin

Page 8


NO.781 P.3/3

Executed on this	17/1	day of	Jaro 2000	at Nampa, Idaho.
------------------	------	--------	-----------	------------------

Micron Electronics, Inc.

Steven P. Arnold


Vice President, General Counsel



State of Idaho

} 83.

County of Canyon



Notary Public for Idaho

My commission expires 6/9/00

Assignment

Page 9