

03-27-2001

FORM PTO-1595

1-31-92

R



101649513

-HEET

U.S. DEPARTMENT OF COMMERCE

Patent and Trademark Office

To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof.

1. Name of conveying party(ies):  
**Idini Corporation**

2. Name and address of receiving party(ies):

Name: **Silicon Valley Bank**

Internal Address: Loan Documentation HA155

Additional name(s) of conveying party(ies) attached? ☐ Yes ☒ No

3. Nature of conveyance:

☐ Assignment☐ Merger☒ Security Agreement☐ Change of Name☐ Other \_\_\_\_\_

Street Address: 3003 Tasman Dr.

City: Santa Clara

State: Ca

ZIP: 95054

Execution Date: 10/11/00

Additional name(s) & address(es) attached? ☐ Yes ☒ No

4. Application number(s) or patent number(s):

If this document is being filed together with a new application, the execution date of the application is: \_\_\_\_\_

A. Patent Application No.(s)

6,167,543 5,923,598

6,160,733 5,912,861

5,963,071 5,898,641

5,942,932 5,841,724

5,942,924 5,815,452

5,930,180

B. Patent No.(s)

Additional numbers attached? ☐ Yes ☒ No

5. Name and address of party to whom correspondence concerning document should be mailed:

Name: **Silicon Valley Bank**

Internal Address: Loan Documentation HA155

Street Address: 3003 Tasman Dr.

City: Santa Clara

State: Ca

ZIP: 95054

6. Total number of applications and patents involved: 11

7. Total fee (37 CFR 3.41): .....\$ 440.00

☒ Enclosed☐ Authorized to be charged to deposit account

8. Deposit account number:

(Attach duplicate copy of this page if paying by deposit account)

DO NOT USE THIS SPACE

03/26/2001 DEYRNE 00000065 6167543

01 FC:561

440.00 DP

9. Statement and signature.

*To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.*Name of Person Signing  
Maribel Arteaga

Signature

Date 03/02/01

Total number of pages comprising cover sheet: 7

OMB No 0651 -0011 (exp 4/94)

PATENT  
REEL: 011601 FRAME: 0481

## INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement is entered into as of October 11, 2000 by and between SILICON VALLEY BANK ("Bank") and IDINI CORPORATION ("Grantor").

### RECITALS

A. Bank has agreed to make certain advances of money and to extend certain financial accommodation to Grantor (the "Loans") in the amounts and manner set forth in that certain Loan and Security Agreement by and between Bank and Grantor dated October 11, 2000 (as the same may be amended, modified or supplemented from time to time, the "Loan Agreement"; capitalized terms used herein are used as defined in the Loan Agreement). Bank is willing to make the Loans to Grantor, but only upon the condition, among others, that Grantor shall grant to Bank a security interest in certain Copyrights, Trademarks, Patents, and Mask Works to secure the obligations of Grantor under the Loan Agreement.

B. Pursuant to the terms of the Loan Agreement, Grantor has granted to Bank a security interest in all of Grantor's right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of its obligations under the Loan Agreement, Grantor hereby represents, warrants, covenants and agrees as follows:

### AGREEMENT

To secure its obligations under the Loan Agreement, Grantor grants and pledges to Bank a security interest in all of Grantor's right, title and interest in, to and under its Intellectual Property Collateral (including without limitation those Copyrights, Patents, Trademarks and Mask Works listed on Schedules A, B, C, and D hereto), and including without limitation all proceeds thereof (such as, by way of example but not by way of limitation, license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements, all rights corresponding thereto throughout the world and all re-issues, divisions continuations, renewals, extensions and continuations-in-part thereof.

This security interest is granted in conjunction with the security interest granted to Bank under the Loan Agreement. The rights and remedies of Bank with respect to the security interest granted hereby are in addition to those set forth in the Loan Agreement and the other Loan Documents, and those which are now or hereafter available to Bank as a matter of law or equity. Each right, power and remedy of Bank provided for herein or in the Loan Agreement or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by Bank of any one or more of the rights, powers or remedies provided for in this Intellectual Property Security Agreement, the Loan Agreement or any of the other Loan Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including Bank, of any or all other rights, powers or remedies.

IN WITNESS WHEREOF, the parties have cause this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

IDINI CORPORATION

Address of Grantor:

880 Ridder Park Drive  
San Jose, CA 95131

Attn: Mei Hu

By: 

Title: President / CEO

BANK:

SILICON VALLEY BANK

Address of Bank:

3003 Tasman Drive  
Santa Clara, CA 95054-1191

Attn: \_\_\_\_\_

By:  

Title: SVP

## EXHIBIT A

### Copyrights

Description

Registration/  
Application  
Number

Registration/  
Application  
Date

## EXHIBIT B

### Patents

<u>Description</u>	<u>Registration/ Application Number</u>	<u>Registration/ Application Date</u>
Memory test mode circuit	6,167,543	
Low voltage and low power static random access memory (SRAM)	6,160,733	
Frequency doubler with adjustable duty cycle	5,963,071	
Circuit and method for preventing latch-up in a CMOS semiconductor device	5,942,932	
Digital circuit for conserving static current in an electronic device	5,942,924	
ROM bit sensing	5,930,180	
Row fuse detect circuit	5,923,598	
ROM/RAM overlap circuit	5,912,861	
Address transition circuit for a memory	5,898,641	
Voltage source and memory-voltage switch in a memory chip	5,841,724	
High-speed asynchronous memory with current-sensing sense amplifiers	5,815,452	

EXHIBIT C

Trademarks

Description

Registration/  
Application  
Number

Registration/  
Application  
Date

EXHIBIT D

Mask Works

Description

Registration/  
Application  
Number

Registration/  
Application  
Date