

05-10-2001



ASSIC

101711587

R SHEET

5-7-01

To: Honorable Commissioner of Patents and Trademarks:

Please record the attached original document(s) or copy thereof.

1. Name and address of conveying party:

Name: Synopsys, Inc.

Address: 700 East Middlefield Road, Mountain View, Ca. 94043

2. Name and address of receiving party::

Name: Artisan Components, Inc.

Address: 1195 Bordeaux Drive, Sunnyvale, Ca. 94089

3. Nature of conveyance



Assignment



Merger



Security Agreement



Change of Name



Other \_\_\_\_\_



License Agreement

Execution Date: January 4, 2001

4. Application Number(s) or Patent Number(s): 5,055,716

The title of the application is: BASIC CELL FOR CMOS GATE ARRAY

5. Please send all correspondence concerning this (these) documents to:

**Albert S. Penilla, Esq.**

MARTINE PENILLA & KIM, LLP

710 Lakeway Drive, Suite 170

Sunnyvale, CA 94085

**Customer Number 25920**

Tel. No. (408) 749-6900

Fax No.: (408) 749-6901

6. Total number of applications and/or patents involved: 1

7. Total fee (37 CFR 3.41): \$40.00



Enclosed



Any deficiency is authorized to be charged to Deposit Account No. 50-0805  
(Order No.ARTCP021)

8. To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.

Date:

5/03/01

Albert S. Penilla, Esq.

Registration No. 39,487

(Revised 01/96)

Attorney Docket No. ARTCP021

**PATENT**  
**REEL: 011770 FRAME: 0126**

## PATENT ASSIGNMENT

THIS PATENT ASSIGNMENT (the "Assignment") is entered into as of January 4, 2001 by Synopsys, Inc., a Delaware corporation having its principal place of business located at 700 East Middlefield Road, Mountain View, California 94043 ("Seller"), for the benefit of Artisan Components, Inc., a Delaware corporation having its principal place of business located at 1195 Bordeaux, Sunnyvale, CA 94089-1210 (the "Company").

### RECITALS

WHEREAS, Seller and the Company are party to a certain Asset Purchase Agreement dated as of December 4, 2000, pursuant to which Seller has agreed to assign, among other things, certain intellectual property to the Company:

### ASSIGNMENT

NOW, THEREFORE, in consideration of the foregoing and the mutual promises contained herein and other good and valuable consideration, the receipt and adequacy of which is hereby acknowledged, the parties agree as follows:

1. Seller Patents. For purposes of this Assignment, "Seller Patents" shall mean each of the patents and patent applications listed on Schedule 1 hereto, and (i) any other patent rights owned or controlled by Seller in the patents and patent applications listed on Schedule 1, and the inventions covered thereby, and Foreign Counterparts (as defined below) thereof, and (ii) any additional patent rights Seller now owns, controls or has access to, or may own in the future which are now continuations, continuation prosecution applications ("CPAs"), continuations-in-part, divisionals or substitutes of the original applications upon which the aforementioned Schedule 1 patent and patent applications are based, and the inventions covered thereby, or Foreign Counterparts thereof, and upon any reexaminations, reissues, renewals or extensions thereof. "Foreign Counterparts" shall mean all foreign patent applications and issued foreign patents, utility models or invention registrations in any country throughout the world, which claim priority from, or share common priority with, an identified United States patent or patent application, or which claim and disclose substantially similar inventions that are the subject matter of such identified United States patent or patent applications.
2. Assignment. Seller hereby assigns, transfers and conveys to the Company all of Seller's rights, title and interest throughout the world in and to the Seller Patents, the underlying inventions described therein, and all rights, claims and privileges pertaining to the Seller Patents.
3. Effective Date. This Assignment shall be effective as of the date set forth above.

IN WITNESS WHEREOF, the undersigned has executed this Assignment as of the date first written above.

SYNOPSYS, INC., a Delaware corporation.

By: \_\_\_\_\_

Name: \_\_\_\_\_

Title: \_\_\_\_\_

Acknowledged:

ARTISAN COMPONENTS, INC., a Delaware corporation

By: \_\_\_\_\_

Name: MARK TEMPLETON


Title: PRESIDENT & CEO

Date: January 3, 2001

IN WITNESS WHEREOF, the undersigned has executed this Assignment as of the date first written above.

SYNOPSYS, INC., a Delaware corporation.

By:



Name:

\_\_\_\_\_

Title:

\_\_\_\_\_

Acknowledged:

ARTISAN COMPONENTS, INC., a Delaware corporation

By:

\_\_\_\_\_

Name:

\_\_\_\_\_

Title:

\_\_\_\_\_

Date: January \_\_, 2001

# CALIFORNIA ALL-PURPOSE ACKNOWLEDGMENT

State of California


County of Santa Clara } ss.

On Jan 03, 2001, before me, Joan Watkins, Notary Public

personally appeared Robert B. Wendle

☒ personally known to me  
☐ proved to me on the basis of satisfactory evidence

to be the person(s) whose name(s) is/are subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s) or the entity upon behalf of which the person(s) acted, executed the instrument.



WITNESS my hand and official seal.

Joan Watkins  
 Signature of Notary Public

Place Notary Seal Above

## OPTIONAL

Though the information below is not required by law, it may prove valuable to persons relying on the document and could prevent fraudulent removal and reattachment of this form to another document.

### Description of Attached Document

Title or Type of Document: Patent Assignment


Document Date: 1/4/01 Number of Pages: 5

Signer(s) Other Than Named Above: Artisan Components

### Capacity(ies) Claimed by Signer

Signer's Name: Robert B. Wendle

- ☐ Individual  
☒ Corporate Officer — Title(s): CFO  
☐ Partner — ☐ Limited ☐ General  
☐ Attorney in Fact  
☐ Trustee  
☐ Guardian or Conservator  
☐ Other: \_\_\_\_\_



Signer Is Representing: Synopsys

# ACKNOWLEDGMENT


STATE OF CALIFORNIA

COUNTY OF SANTA CLARA

On 1-3, 2001, before me SUSAN C. SBAGIA, a Notary Public in and for the County and State aforesaid, personally appeared MARK TEMPLETON, who is personally known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument and acknowledged to me that he/~~she/they~~ executed the same in his/~~her/their~~ authorized capacity and that by his/~~her/their~~ signature on such instrument the person, or the entity upon behalf of which the person acted, executed the instrument.

WITNESS, my hand and official seal.

Susan C. Sbragia  
Signature



## **SCHEDULE 1**

### **List of Seller Patents (1-14)**

1.    Synopsys Docket No./Your docket No.: **SNPS #: A1995-017/M-1632**  
      **Title: BASIC CELL ARCHITECTURE FOR MASK PROGRAMMABLE GATE**  
      **ARRAY WITH THREE OR MORE TRANSISTORS**  
      (1) Application Serial No.: 07/717,140  
      (2) Patent No. if issued: 5,289,021  
      (3) Inventors: Abbas ElGamal  
      (4) Assignment Recordation Date: 6/30/95  
      (5) Assignment Recordation Frame/Reel: 7534.0160
  
2.    Synopsys Docket No./Your docket No.: **SNPS # A 1995-018 / M1293-div**  
      **Title: BASIC CELL FOR BICMOS GATE ARRAY**  
      (1) Application Serial No.: 07/743,532  
      (2) Patent No. if issued: 5,341,041  
      (3) Inventors: Abbas El Gamal  
      (4) Assignment Recordation Date: 6/30/95  
      (5) Assignment Recordation Frame/Reel: 7534/0164
  
3.    Synopsys Docket No./Your docket No.: **SNPS #: A 1995-019/ M-1292 RX**  
      **Title: BASIC CELL FOR BiCMOS GATE ARRAY**  
      (1) Application Serial No.: 524,207  
      (2) Patent No. if issued: 5,068,548  
      (3) Inventors: Abbas El Gamal
  
4.    Synopsys Docket No./Your docket No.: **SNPS #: A 1995-020/ M-1293 RX**  
      **Title: BiCMOS LOGIC CIRCUIT FOR ASIC APPLICATION**  
      (1) Application Serial No.: 07/524,207  
      (2) Patent No. if issued: B1-5,055,716  
      (3) Inventors: Abbas El Gamal  
      (4) Assignment Recordation Date: 6/30/95  
      (5) Assignment Recordation Frame/Reel: 7534/0158
  
5.    Synopsys Docket No./Your docket No.: **SNPS #: A 1995-021**  
      **Title: Basic cell for BiCMOS Gate Array**  
      (1) Application Serial No.:  
      (2) Patent No. if issued: 5,341,041  
      (3) Inventors:  
      (4) Assignment Recordation Date:  
      (5) Assignment Recordation Frame/Reel:

6. Synopsys Docket No./Your docket No.: **SNPS #: A1995-033/ M 3132**  
**Title:** CAD AND SIMULATION SYSTEM FOR TARGETING IC DESIGNS TO MULTIPLE FABRICATION PROCESSES  
(1) Application Serial No.: 08/511,172  
(2) Patent No. if issued: 5,754,826  
(3) Inventors: Abbas ElGamal, David Marple, Justin Reyneri  
(4) Assignment Recordation Date: 8/4/95  
(5) Assignment Recordation Frame/Reel: 7622/0345
7. Synopsys Docket No./Your docket No.: **SNPS #: A1995-084/ M-1632**  
**Title:** BASIC CELL ARCHITECTURE FOR MASK PROGRAMMABLE GATE ARRAY WITH THREE OR MORE SIZE TRANSISTORS  
(1) Application Serial No.: 08/595,567  
(2) Patent No. if issued: Pending  
(3) Inventors: Abbas El Gamal  
(4) Assignment Recordation Date: May 10, 1995
8. Synopsys Docket No./Your docket No.: **SNPS #: A1996-022/49725.015**  
**Title:** METHOD AND APPARATUS FOR REDUCING PROCESS-INDUCED CHARGE BUILDUP  
(1) Application Serial No.: 08/829,772  
(2) Patent No. if issued:  
(3) Inventors: Ali Aranmanesh  
(4) Assignment Recordation Date: 4/16/98  
(5) Assignment Recordation Frame/Reel: 9142/0431
9. Synopsys Docket No./Your docket No.: **SNPS #: A1998-032/49725.012**  
**Title:** CELL BASED ARRAY COMPRISING LOGIC, TRANSFER AND DRIVE CELLS  
(1) Application Serial Nos.: 09/163,890 and 60/060,417  
(2) Patent No. if issued: Pending  
(3) Inventors: Ali Iranmanesh  
(4) Assignment Recordation Date: 12/28/98  
(5) Assignment Recordation Frame/Reel: 9684/0975



10. Synopsys Docket No./Your docket No.: **SNPS #: A1998-017/49725.018**  
**Title:** REDUCTION OF PROCESS ANTENNA EFFECTS IN INTEGRATED CIRCUITS  
(1) Application Serial No.: 09/207,159  
(2) Patent No. if issued:  
(3) Inventors: Runip Gopisetty and Neeraj Dogra  
(4) Assignment Recordation Date: 12/7/98  
(5) Assignment Recordation Frame/Reel: 9636/0708
11. Synopsys Docket No./Your docket No.: **SNPS #: A1998-031/49725.019**  
**Title:** CELL BASED ARRAY HAVING COMPUTE/DRIVE RATIOS OF N:1  
(1) Application Serial No.: 09/164,000  
(2) Patent No. if issued: Pending  
(3) Inventors: Ali Iranmanesh and Puneet Sawhney  
(4) Assignment Recordation Date: 12/06/99  
(5) Assignment Recordation Frame/Reel: 010428/0277
12. Synopsys Docket No./Your docket No.: **SNPS #: A1997-016/49725.012**  
**Title:** CELL BASED ARRAY HAVING COMPUTE/DRIVE  
(1) Application Serial No.: 08/885,148  
(2) Patent No. if issued: Pending  
(3) Inventors: Ali Iranmanesh  
(4) Assignment Recordation Date: 4/13/98  
(5) Assignment Recordation Frame/Reel 9102/0945
13. Synopsys Docket No./Your docket No.: **SNPS #: A2000-013/49725.067**  
**Title:** VOLTAGE TOLERANT I/O CIRCUIT  
(1) Application Serial No.: 09/615,959  
(2) Patent No. if issued: Pending  
(3) Inventors: Jamil Kawa, et al.
14. Synopsys Docket No./Your docket No.: **SNPS #: A1999-046**  
**Title:** Cell Based Array having Compute/Drive Ratios of N:1  
(1) Application Serial No.:  
(2) Patent No. if issued:  
(3) Inventors: .