

05-25-2001

TORNEY DOCKET NO: 11587.156

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE



ET

101729180

5/14/01

TO THE HONORABLE DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE. PLEASE RECORD THE ATTACHED ORIGINAL DOCUMENTS OR COPY THEREOF.

1. Name of conveying party(ies):
 Invox Technology

Additional name(s) of conveying party(ies) attached?
 Yes No

2. Name and address of receiving party(ies):

Name: SanDisk Corporation
 Street Address: 140 Caspian Court
 City: Sunnyvale, State: California Zip: 94089
 Country: U.S.A.


3. Nature of Conveyance:

Assignment Merger
 Security Agreement Change of Name
 Other _____

Execution Date: September 20, 1999

Name and address of receiving party(ies):

Name:
 Street Address:
 City: State:
 Country:
 Additional name(s) & address(es) attached?
 Yes No



4. Application number(s) or patent number(s):
 If this document is being filed together with a new application, the execution date of the application is: _____

A. Patent Application No.(s)
SEE 'SCHEDULE 1 TO PATENT ASSIGNMENT' [pages 2 and 3]

B. Patent No.(s)
SEE 'SCHEDULE 1 TO PATENT ASSIGNMENT' [page 1]

Additional numbers attached? Yes No

5. Name and address of party to whom correspondence concerning document should be mailed:

Name: Gerald P. Parsons, Esq.
 Internal Address: SKJERVEN MORRILL MacPHERSON LLP
 Street Address: THREE EMBARCADERO CENTER, SUITE 2800
 City: SAN FRANCISCO, State: CA Zip: 94111

6. Total number of applications and patents involved: 46

7. Total fee (37 CFR 3.41): \$1,840.00

Authorized to be charged to Deposit Account 19-2386
 Charge Deposit Account 19-2386 for any additional fees required for this conveyance and credit deposit account 19-2386 any amounts overpaid

DO NOT USE THIS SPACE

8. Statement and signature.
To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.

Gerald P. Parsons Reg. No. 24,486
 Name of Person Signing

Gerald P. Parsons
 Signature

May 14, 2001
 Date

Total number of pages comprising cover sheet: Seven



INVOX

	Patent Title	Date Filed	Allowed	U.S. Patent #	Date Issued	Foreign Patents' Filed
1	Write Circuits For Analog Memory	11/2/94		5,694,356	12/2/97	Japan (PCT Filed 11/1/95, Examination requested on 3/98)
2	High Resolution Analog Storage EPROM And Flash EPROM	1/11/96		5,687,115	11/11/97	
3	High Resolution Analog Storage EPROM And Flash EPROM	1/11/96		5,638,320	6/10/97	
4	Read Circuits For Analog Memory Cells	1/11/96		5,751,635	5/12/98	
5	Pipelined Record And Playback For Analog Non-Volatile Memory	1/16/96		5,680,341	10/21/97	
6	Digital Testing Of Analog Memory Devices	2/8/96		5,682,352	10/28/97	
7	Feedback Loop For Reading Threshold Voltage	3/26/96		5,748,534	5/5/98	
8	Read Circuit Which Uses A Coarse-To-Fine Search When Reading The Threshold Voltage Of A Memory Cell	3/26/96		5,748,533	5/5/98	Europe (Filed 3/17/97) Japan (Filed 3/24/97)
9	Non-Volatile Memory System With Analog & Digital Interface And Storage	9/28/95		5,745,409	4/28/98	
10	Testing Of An Analog Memory Using An On-Chip Digital Input/Output Interface	4/30/97		5,801,980	9/1/98	
11	Combined Digital Write And Analog Rewrite Process For Non-Volatile Memory	4/30/97		5,815,425	9/29/98	
12	Analog And Multi-Level Memory With Reduced Program Disturb	7/22/96		5,818,757	10/6/98	
13	Multiple Array Architecture for Analog or Multi-Level Memory	7/7/97		5,896,340	4/20/99	
14	Multi-Bit-Per-Cell Non-Volatile Memory With Error Detection & Correction	9/8/97		5,909,449	6/1/99	Japan (filed 9/7/98) Europe (filed 9/7/98)
15	Source Biasing in Non-Volatile Memory Having Row-Based Sectors	1/10/97		5,923,585	7/13/99	
16	Memory Architecture for Recording of Multiple Messages	6/2/97		5,909,387	6/1/99	
17	Address Scrambling in a Semiconductor Memory	12/5/97	✓	5,943,283	8/24/99	
18	Look-Ahead Erase For Sequential Data Storage	4/16/97	✓	5,949,716	9/07/99	Requested for cost estimates to file nationally in Japan, Korea & Europe
19	High-Bandwidth Read and Write Architecture for Non-Volatile Memories	6/23/98	✓	5,969,986 09/103,623	10/19/99 6/23/98	Japan (filed 6/15/99) Europe (filed 6/22/99) Korea (filed 6/22/99)

CLIENT'S APPLICATIONS FILED & PENDING (as of 7/22/99)



	Patent Title	Date Filed	Office Action	Serial Number	Foreign Patents' Filed/ Comments
1	Multi-Function, Bi-Directional Input/Output Interface For Sound Processing Systems	9/24/97		08/936,559	
2	High Resolution Multi-Bit-Per-Cell Nonvolatile Memory	4/1/98	✓	09/053,716	PCT (filed 3/30/99) International Search Report received 7/2/99
3	Analog Multi-Level Memory For Digital Imaging	5/28/98		09/086,785	Requested to file nationally in Japan & Taiwan on 3/1/99 Taiwan (filed 5/27/99)
	Techniques for Compact Analog And Digital Storage Using I.C. Technology (1708)	6/30/98		60/091,326	Provisional Patent Application *
4	High Data Rate Writing Process for Non-volatile Flash Memory	8/3/98	✓	09/128,225	Japan (filed 6/22/99) Europe (filed 6/22/99) Korea (filed 6/23/99)
5	Analog Buffer memory for High-Speed Digital Image Capture	9/23/98		09/159,397	Requested to file nationally in Japan on 3/1/99
6	Programmable Data Conversion Arrays	9/23/98		09/159,704	
7	Programmable Impedance Device	9/25/98		09/159,848	
8	Flash Memory Permitting Simultaneous Read/Write and Erase Operations in a Single Memory Array.	11/25/98		09/199,971	
9	Non-Linear Mapping of Threshold Voltage For Analog/Multi-Level Memory	11/25/98		09/200,205	
10	Data Encryption and Signal Scrambling Using Programmable Data Conversion Arrays	11/25/98		09/200,500	
11	Multi-Bit-Per-Cell Flash EEPROM Memory With Refresh	11/25/98		09/200,220	Continuation-in-part to patent #13 (issued). Requested for cost estimates for filing a PCT application
12	Correction of Corrupted Elements in Sensors Using Analog/Multi-Level memory to Store Correction Factors	12/31/98		09/224,168	
13	Dynamic Writing Processes for Multi-Bit-Per-Cell and Analog/Multi-Level Non Volatile Memories	12/31/98		09/224,656	Requested for cost estimates for filing a PCT application
14	Method of Operating Multi-Bit-Per-Cell and Analog/Multi-Level Non-Volatile Memories with Improved Resolution and Signal-to-Noise Ratio	12/31/98	✓	09/224,183	Requested for cost estimates for filing a PCT application.

CONFIDENTIAL



PATENTS APPLICATIONS FILED & PENDING (as of 7/22/99)

	Patent Title	Date Filed	Office Action	Serial Number	Foreign Patents' Filed/ Comments
15	Multi-Bit-Per-Cell and Analog/Multi-Level Non-Volatile Memories with Improved Resolution and Signal-to-Noise Ratio	5/5/99		09/305,512	1 st divisional patent of #14
16	Word Line Decoder for Multi-Bit-Per-Cell and Analog/Multi-Level Non-Volatile Memories with Improved Resolution and Signal-to-Noise Ratio	5/5/99		09/305,544	2 nd divisional patent of #14
	Integrated Circuit with Multi-Level or Analog Storage cells and User Selectable Sampling Frequency (1708)	1/22/99		60/116,760	Provisional Patent Application *
17	Auto-Tracking Write and Read Processes for Multi-Bit-Per-Cell Non-Volatile Memories	3/4/99		09/262,946	Requested for cost estimates for filing a PCT application
18	Method for Applying Variable Row Bias to Reduce Program Disturb in a Flash Memory Storage Array	4/13/99		09/291,249	
19	Non-Volatile Content Addressable Memories	4/16/99		09/293,134	Requested for cost estimates for filing a PCT application
20	Non-Volatile Memories with Improved Endurance and Extended Lifetime	4/16/99		09/293,133	Requested for cost estimates for filing a PCT application
21	Data Encoding for Content Addressable Memories	5/21/99		09/315,807	Requested for cost estimates for filing a PCT application
22	Content Addressable Memory Cells and Array Architectures Having Low Transistor Counts	5/21/99		09/316,499	
23	Method of Storing Digital Data in Analog or Multilevel Memories	6/2/99		09/324,902	Priority Date: 6/30/98
24	Integrated Circuits with Analog Multilevel Storage Cells and User Selectable Sampling Frequency	6/29/99		09/343,117	Priority Date: 6/30/98
25	Adjustable Level Shifter Circuits for Analog or Multilevel Memories	6/29/99		09/342,900	Priority Date: 6/30/98
26	Adjustable Charge Pump Circuit	6/29/99		09/343,206	Priority Date: 6/30/98
27	Analog memory IC with Differential Signal Path	6/29/99		09/345,102	Priority Date: 6/30/98
28	Techniques for Analog and Multilevel Storage using Integrated Circuit Technology	6/29/99			PCT filed 6/29/99

PATENT ASSIGNMENT

THIS PATENT ASSIGNMENT (the "Agreement") is entered into as of September 20, 1999, (the "Effective Date"), by and among Invox Technology, a California corporation ("Invox") and SanDisk Corporation, a Delaware corporation ("SanDisk").

WHEREAS, Invox and SanDisk have entered into the Patent Assignment Agreement dated as of September 9, 1999 (the "Patent Assignment Agreement"), pursuant to which Invox has, among other things, agreed to assign to SanDisk certain patents and patent applications;

WHEREAS, in connection with the transactions contemplated by this Agreement SanDisk and Invox entered into a License Agreement dated as of September 20, 1999 (the "License Agreement") pursuant to which SanDisk granted to Invox a limited license under the Assigned Patents and Invox granted SanDisk a limited license to future technologies developed by Invox;

NOW THEREFORE, in consideration of the mutual covenants and agreements set forth in this Agreement, the Patent Assignment Agreement and the License Agreement, and for other good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the parties hereby agree as follows:

ARTICLE 1 INVOX PATENTS

"Invox Patents" shall mean the patents and patent applications listed on Schedule 1, which is attached hereto and is incorporated herein by reference, any other patents or patent applications owned by Invox that have a first effective filing date or claim priority back to a date prior to the date hereof, the underlying inventions described therein, and any and all patents, whether U.S. or foreign, that are or may be granted therefrom, including any extensions, continuations, continuations-in-part, divisions, reissues and renewals of any of the foregoing, or foreign equivalents thereof; all invention disclosures and applications in drafting, together with related books and records, prior to the date hereof; any and all improvement patents to the foregoing, regardless of when filed; and all rights and privileges pertaining to the foregoing, including all rights to sue or bring other actions (including collection of damages) for past, present and future infringement thereof.


ARTICLE 2 ASSIGNMENT

Invox hereby transfers, conveys, and assigns to SanDisk, free and clear of all Encumbrances, all of Invox's rights, title and interest throughout the world in, to, and


under the Invox Patents. For the purposes of this Agreement, "Encumbrance" means any mortgage, pledge, assessment, security interest, lease, lien, adverse claim, levy, charge or other encumbrance of any kind, or any conditional sale contract, title retention contract or other contract to give any of the foregoing.

IN WITNESS WHEREOF, the parties have entered into this Agreement as of the date first written above.

SANDISK CORPORATION

By: 
Name: CINDY BURSDORFF
Title: SE. V. P. & CFO

INVOX TECHNOLOGY

By: 
Name: BIPIN A. SHAH
Title: PRESIDENT & CEO

**SCHEDULE 1
TO
PATENT ASSIGNMENT**

RECORDED: 05/14/2001

**PATENT
REEL: 011812 FRAME: 0894**