03-08-2002	
FORM PTO-16 Expires 05/30/99 OMB 0651-0027	U.S. Department of Commerce Patent and Trademark Office PATENT
Mry 102006768	
1 - 1	ATION FORM COVER SHEET
	PATENTS ONLY s: Please record the attached original document(s) or copy(ies).
Submission Type	Conveyance Type
New	Assignment Security Agreement
Resubmission (Non-Recordation) Document ID#	License Change of Name
Correction of PTO Error Reel # Frame #	Merger Other U.S. Government
Corrective Document Reel # Frame #	(For Use ONLY by U.S. Government Agencies)  Departmental File  Secret File
Conveying Party(ies)	Mark if additional names of conveying parties attached Execution Date  Month Day Year
Name (line 1) Intersil Corporation	04/06/2001
Name (line 2) 7585 Irvine Center Drive, Suite 100 Second Party	Execution Date Month Day Year
Name (line 1) Irvine, California 92618	WUILLI Day (tea)
Name (line 2)	
Receiving Party	Mark if additional names of receiving parties attached
Name (line 1) Fairchild Semiconductor Corporation	if document to be recorded is an assignment and the receiving party is not
Name (line 2)	domiciled in the United States, an appointment of a domestic
Address (line 1) 82 Running Hill Road	representative is attached. (Designation must be a separate document from
Address (line 2) MS35-4E	Assignment.)
Address (line 3) South Portland	ME 04106
Domestic Representative Name and A	State/Country Zip Code  ddress  Enter for the first Receiving Party only.
Name	Enter for the first Receiving Party Only.
Address (line 1)	
Address (line 2)	
Address (line 3)	
Address (line 4)	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
7/2002 TDIAZ1 00000078 09767092	FOR OFFICE USE ONLY
©:581 80.00 OP	

Public burden reporting for this collection of information is estimated to average approximately 30 minutes per Cover Sheet to be recorded, including time for reviewing the document and gathering the data needed to complete the Cover Sheet. Send comments regarding this burden estimate to the U.S. Patent and Trademark Office, Chief information Officer, Washington, D.C. 20231 and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Paperwork Reduction Project (0651-0027), Washington, D.C. 20503. See OMB Mail documents to be recorded with required cover sheet(s) information to:

Commissioner of Patents and Trademarks, Box Assignments, Washington, D.C. 20231

PATENT

**REEL: 012635 FRAME: 0819** 

FORM	PTO-1619B
Expires 06	/30/99
OMB 0651	-0027

#### Page 2

U.S. Department of Commerce Patent and Trademark Office

OMB 0651-0027		PATENT
Correspondent Name and Address	Area Code and Telephone Number	(716) 262-3640
Name Thomas R. FitzGerald, Esq.		
Address (line 1) Jaeckle Fleischmann & Mugel, LLP		
Address (line 2) 39 State Street		
Address (line 3) Rochester, New York 14614-1310		
Address (line 4)		
Pages Enter the total number of pag including any attachments.	es of the attached conveyance docum	ent # 9
Application Number(s) or Patent Num	` '	additional numbers attached
Enter either the Patent Application Number or the F		
Patent Application Number(s)		t Number(s)
60/271,832		
If this document is being filed together with a new Pate was	ent Application, enter the date the patent applica	tion Month Day Year
Patent Cooperation Treaty (PCT)	PCT PCT	PCT
Enter PCT application number		
only if a U.S. Application Number has not been assigned.	PCT PCT	PCT
Number of Properties Enter the total	number of properties involved.	2
Fee Amount Fee Amount	for Properties Listed (37 CFR 3.41): \$	80.00
Method of Payment: Enclo	osed 🚺 Deposit Account 🔲	
Deposit Account  (Enter for payment by deposit account or if add	ditional fees can be charged to the	
(2.11.5)	Deposit Account Number: #	10-0223
	Authorization to charge additional fees:	Yes V No
Statement and Signature		
To the best of mv knowledge and be	elief, the foregoing information is true a	and correct and any
attached copy is a true copy of the o	original document. Charges to deposit	account are authorized, as
indicated herein.	1 1) [ ]	Tanuari 17 3003
Thomas R. FitzGerald, Esq.  Name of Person Signing	Signature)	January 17, 2002  Date

REEL: 012635 FRAME: 0820

#### PATENT AND PATENT APPLICATION ASSIGNMENT

WHEREAS, INTERSIL CORPORATION, a Delaware corporation having its principal office at 7585 Irvine Center Drive, Suite 100, Irvine, California 92618, USA, is the owner of the entire right, title, and interest in and to the US and foreign patents and patent applications listed in Exhibit A attached hereto;

AND WHEREAS, FAIRCHILD SEMICONDUCTOR CORPORATION, a Delaware corporation having its principal office at 82 Running Hill Road, South Portland, Maine 04106, USA, is desirous of acquiring the entire right, title, and interest in and to said US and foreign patents and patent applications listed in Exhibit A attached hereto;

NOW THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, INTERSIL CORPORATION does hereby sell, assign, and transfer to FAIRCHILD SEMICONDUCTOR CORPORATION, and its successors and assigns, the entire right, title, and interest in and to the patents and patent applications listed in Exhibit A, including all reissues, divisions, continuations, continuations-in-part, and extensions thereof, to be held and enjoyed by FAIRCHILD SEMICONDUCTOR CORPORATION as fully and entirely as it would have been held and enjoyed by INTERSIL CORPORATION if this sale and assignment had not been made, including all claims, demands and rights of recovery that FAIRCHILD SEMICONDUCTOR CORPORATION has or may have in profits and damages for past and future infringements, if any, and all rights to compromise, sue for, and collect such profits and damages. Any official whose duty it is to issue patents, is hereby requested to issue any and all patents of the patents and patent applications listed in Exhibit A to FAIRCHILD SEMICONDUCTOR CORPORATION, its successors and assigns.

IN WITNESS WHEREOF, INTERSIL CORPORATION has caused this assignment to be signed by its officer duly authorized to execute this agreement on behalf of INTERSIL CORPORATION.

INTERSIL CORPORATION
By: Hill Shills
Name: HAUL BERWKAPF
Title: ASS 7. SERETARY
Date: 4601
State of FLORIDA ) County of Brevard )
On On April 2001 , before me, personally in before the personally in before this instrument
and acknowledged to me that he/she executed the same in his/her authorized eapacity, and that by his/her signature on the instrument the entity upon behalf of which he/she affed, executed the instrument.
Clucia to More the
Notary Poblic STATE OF THE OF

# Exhibit A

Pat#	<u> Apl#</u>	<u>Status</u>	<b>Country</b>	<u>Title</u>
	<u>09/767,092</u>	Pending	<u>US</u>	LOW VOLTAGE DUAL-WELL TRENCH MOS DEVICE
	60/271,832	<u>Pending</u>	<u>US</u>	PBSG DEPOSITION AND PLANARIZATION FOR DENS TRENCH MOSFET APPLICATIONS

	Pat #	Apl #	Status	Country	Title	
1931-36   07/59/2308   Granted   US   RESISTANCE   CALIUMA ARSENIDE FIELD EFFECT TRANSISTOR   REDUCED PARALLEL EXCLUSIVE OR AND FOWER CHIEF   REDUCED PARALLEL EXCLUSIVE OR AND FOWER CHIEF   REDUCED PARALLEL EXCLUSIVE OR AND EXCLUSIVE NOR GATE   REDUCED PARALLEL   CALIUM EXCLUSIVE OR AND EXCLUSIVE NOR GATE   REDUCED PARALLEL   CALIUM EXCLUSIVE OR AND EXCLUSIVE NOR GATE   REDUCED PARALLEL   CALIUM EXCLUSIVE OR AND EXCLUSIVE NOR GATE   REDUCED PARALLEL   CALIUM EXCLUSIVE OR AND EXCLUSIVE NOR GATE   REDUCED PARALLEL   CALIUM EXCLUSIVE NOR	1975751	253437	Granted	us		
1911-156   07-96-2188   Granted   US   RESISTANCE GALLIUM ARSENIDE FIELD EFFECT TRANSISTOR   17-96-966   65-325-5   Granted   US   METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPMY   18-74-966   196-968   Granted   US   METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPMY   18-74-9686   196-968   Granted   US   METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPMY   18-74-9686   196-968   Granted   US   METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPMY   18-74-9686   196-969   196-969   199-903				17.7.		
551175	091536	07/592308	Granted	้บร		
	1651179			US	LOW RESISTANCE GALLIUM ARSENIDE FIELD EFFECT TRANSISTOR	
	750666	853255	Granted	US	METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPS	
Section   Sect	1441117	287497	Granted	US	MONOLITHICALLY MERGED FET AND BIPOLAR JUNCTION TRANSISTO	
SA   1727   S1424   Granted   US   DEVICE   DE	749886	916869	Granted	US	REDUCED PARALLEL EXCLUSIVE OR AND EXCLUSIVE NOR GATE	
847671   51424	1857977	88353	Granted	US	LATERAL METAL-OXIDE-SEMICONDUCTOR CONTROLLED TRIACS	
	1847671	51424	Granted	US	MONOLITHICALLY INTEGRATED INSULATED GATE SEMICONDUCTOR DEVICE	
	980740		<del></del>	US	MOS-PILOT STRUCTURE FOR INSULATED GATE TRANSISTOR	
254897   Granted   US					RESISTANCE	
933740   243211   Granted   US   METHOD OF FABRICATION	1901127			US		
STORE   STOR	1033740	243211	Granted	us	INSULATED GATE TRANSISTOR WITH VERTICAL INTEGRAL DIODE AND	
S32534						
Sa1564   664027   Granted   US   GATE SHIELD STRUCTURE FOR POWER MOS DEVICE						
METHOD FOR INCREASING THE SWITCH SPEED OF A SEMI DEVICE E NEUTRON IRRADIATION				1		
Section   Sect		+		<del>                                     </del>	METHOD FOR INCREASING THE SWITCH SPEED OF A SEMI DEVICE BY	
	1684413	784726	Granted	บร		
095343         07/699054         Granted         US         POWER MOSFET           023692         447330         Granted         US         POWER MOSFET TRANSISTOR CIRCUIT           076968         07/69685         Granted         US         POWER MOSFET TRANSISTOR CIRCUIT WITH ACTIVE CLAMP           148264         07/517799         Granted         US         HIGH CURRENT HERMETIC PACKAGE           038197         545218         Granted         US         HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE           427993         209001         Granted         US         HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE           427993         209001         Granted         US         HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE           427993         209001         Granted         US         HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE           644637         567116         Granted         US         METHOD           1644617         Granted         US         RESISTANCE           1646117         678530         Granted         US         RESISTANCE           1694609         190903         Granted         US         SYMMETINCAL BLOCKING HIGH VOLTAGE BREAKDOWN           1783690         892739         Granted         US </td <td>1901135</td> <td>232197</td> <td>Granted</td> <td>US</td> <td>HERMETICALLY SEALED HOUSING WITH WELDING SEAL</td>	1901135	232197	Granted	US	HERMETICALLY SEALED HOUSING WITH WELDING SEAL	
023692         447330         Granted         US         POWER MOSFET TRANSISTOR CIRCUIT           079608         078608         Granted         US         POWER MOSFET TRANSISTOR CIRCUIT WITH ACTIVE CLAMP           148264         07/517799         Granted         US         HIGH CURRENT HERMETIC PACKAGE           038197         545218         Granted         US         HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE           427993         209001         Granted         US         THERMAL STRESS RELIEVING BIMETALLIC PLATE           700460         924865         Granted         US         BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION           644637         567116         Granted         US         BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION           644637         567116         Granted         US         SHORTING REGION AND METHOD OF MAKING           644637         567116         Granted         US         RESISTANCE           644637         567116         Granted         US         SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF           6743952         482075         Granted         US         SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND METHOD OF FABRICATION           4904609         190903         Granted         US         SEMICONDUCTOR DEVICE	095343	07/609054	Granted	บร	POWER MOSFET	
148264   07/517799   Granted   U\$   HIGH CURRENT HERMETIC PACKAGE   038197   545218   Granted   U\$   HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE   427993   209001   Granted   U\$   HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE   427993   209001   Granted   U\$   THERMAL STRESS RELIEVING BIMETALLIC PLATE   BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION   METHOD   METHOD   METHOD   METHOD OF MAKING   FABRICATION   METHOD   METHOD OF MAKING   FABRICATION   METHOD OF MAKING   FABRICATION   METHOD OF MAKING   FABRICATION   METHOD OF MAKING   FABRICATION   FABRICAT	023692	447330	Granted	UŞ	POWER MOSFET TRANSISTOR CIRCUIT	
1038197   545218   Granted   US	5079608	07/609685	Granted	US	POWER MOSFET TRANSISTOR CIRCUIT WITH ACTIVE CLAMP	
1904609   190903   Granted   US   THERMAL STRESS RELIEVING BIMETALLIC PLATE	5148264	07/517799	Granted	UŞ	HIGH CURRENT HERMETIC PACKAGE	
State   Us	5038197	545218	Granted	U\$	HERMETICALLY SEALED DIE PACKAGE WITH FLOATING SOURCE	
100460   924865   Granted   US   METHOD   INSULATED GATE SEMICONDUCTOR DEVICE WITH IMPROVED   INSULATED GATE SEMICONDUCTOR DEVICE WITH IMPROVED   SHORTING REGION AND METHOD OF MAKING   RESISTANCE   POWER SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF   CURRENT RATINGS   SYMMETRICAL BLOCKING HIGH VOLTAGE BREAKDOWN   SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION   POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AID   SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AID   SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDIN   FET, IGBT AND MCT STRUCTURES TO ENHANCE OPERATING   CHARACTER   US   MET   CHARACTER   US   MET   METAL OXIDE SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION   METAL OXIDE SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDIN   FET, IGBT AND MCT STRUCTURES TO ENHANCE OPERATING   CHARACTER   US   MET   METAL OXIDE SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDIN   FET, IGBT AND MCT STRUCTURES TO ENHANCE OPERATING   CHARACTER   US   MET   METAL OXIDE SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION   METAL OXIDE SEMICONDUCTOR SECTIFIER   METAL OXIDE SEMICONDUCTOR DEVICE WITH SECTIFIER   US   METHOD FOR PRODUCING EUTECTICS AS THIN FILMS   4341594   238726   Granted   US   METHOD FOR PRODUCING EUTECTICS AS THIN FILMS   METHOD FOR PRODUCING EUTECTICS AS THIN FILMS   METHOD FOR PRODUCING EUTECTICS AS THIN FILMS   METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE   SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE   MOS PROTECTION DEVICE WITH LOW ON-RESISTANGE   NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANGE   MOS PROTECTION DEVICE WITH LOW ON-RESISTANGE   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   EUTECTIC   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRICATION A SEMICONDUCTOR DEVICE WITH A BASE   METHOD OF FABRIC	4427993	209001	Granted	US	THERMAL STRESS RELIEVING BIMETALLIC PLATE	
INSULATED GATE SEMICONDUCTOR DEVICE WITH IMPROVED SHORTING REGION AND METHOD OF MAKING	4700400	00.4005	Crambad	uc	·	
SHORTING REGION AND METHOD OF MAKING	4700460	924865	Granteo	03		
ABSTANCE   ABSTANCE   POWER SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF CURRENT RATINGS   SYMMETRICAL BLOCKING HIGH VOLTAGE BREAKDOWN	4644627	567116	Granted	us		
POWER SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF CURRENT RATINGS   SYMMETRICAL BLOCKING HIGH VOLTAGE BREAKDOWN SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION   POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND SEMICATION CURRENT SECTION SEMICATION CURRENT SECTION SEMICATION SEMICATION SEMICATION CURRENT SECTION SEMICATION SEMICAT			<del></del>	_		
SYMMETRICAL BLOCKING HIGH VOLTAGE BREAKDOWN SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND METHOD OF FABRICATION POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND METHOD OF FABRICATION CURRENT SECTION AND METHOD OF THYRISTOR INCLUDIN  18982258  188888  Granted  US  METL  186983  Granted  US  LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER  186983  Granted  US  MET  186983  Granted  US  MET  18506069  245764  Granted  US  METHOD FOR PRODUCING EUTECTICS AS THIN FILMS  METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE  SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE  18663547  257080  Granted  US  MOS PROTECTION DEVICE  NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG  AND PRODUCING AS SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG  MOS PROTECTION DEVICE  NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG  AND PINCH RECTIFIER  SELFECTIC  METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE			1	,	POWER SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF	
POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND METAL OXIDE SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDIN  188888 Granted US INCLUDIN  188888 Granted US INCLUDIN  186983 Granted US LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER  1861164 B68633 Granted US INSULATED GATE TURNOFF THYRISTORS AND TRANSISTORS  186126 245764 Granted US MET  1861364 CARACTER  186141594 CARACTER  18615547 CARACTER  18615547 CARACTER  18615547 CARACTER  186163547 CARACTER  186	4646117	678530	Granted	+	SYMMETRICAL BLOCKING HIGH VOLTAGE BREAKDOWN	
188690   892739   Granted   US   EMULATION CURRENT SECTION     188888   Granted   US   INCLUDIN     189310041   Pending   US   CHARACTER     186983   Granted   US   LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER     1861626   28576   Granted   US   INSULATED GATE TURNOFF THYRISTORS AND TRANSISTORS     1851626   28576   Granted   US   MET     1851626   28576   Granted   US   METHOD FOR PRODUCING EUTECTICS AS THIN FILMS     1851627   Granted   US   METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE     1851628   SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SELF ALIGNED, MOS PROTECTION DEVICE WITH LOW ON-RESISTANG AND	4904609	190903	Granted	US		
188888   Granted   US   INCLUDIN   FET, IGBT AND MCT STRUCTURES TO ENHANCE OPERATING CHARACTER   186983   Granted   US   LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER   1641164   868633   Granted   US   MET	4783690	892739	Granted	us	EMULATION CURRENT SECTION	
08/310041   Pending   US	4982258	188888	Granted	us	INCLUDIN	
4641164 868633 Granted US INSULATED GATE TURNOFF THYRISTORS AND TRANSISTORS 450609 245764 Granted US METHOD FOR PRODUCING EUTECTICS AS THIN FILMS 4341594 238726 Granted US METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE 4417385 406731 Granted US DEVICES WITH INTEGRAL SHORTS 4663547 257080 Granted US COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING 4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE		08/310041	Pending	us	,	
4581626 28576 Granted US INSULATED GATE TURNOFF THYRISTORS AND TRANSISTORS 4500609 245764 Granted US METHOD FOR PRODUCING EUTECTICS AS THIN FILMS 4341594 238726 Granted US METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE 55LF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE 4663547 257080 Granted US COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING 4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4903189	186983	Granted			
4500609 245764 Granted US METHOD FOR PRODUCING EUTECTICS AS THIN FILMS 4341594 238726 Granted US METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE 4663547 257080 Granted US COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING 4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US AN 4506282 455174 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4641164	868633	Granted			
4341594 238726 Granted US METHOD OF RESTORING SEMICONDUCTOR DEVICE PERFORMANCE SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE DEVICES WITH INTEGRAL SHORTS COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING 4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG AND PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4581626	i		!		
SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SE  4417385 406731 Granted US DEVICES WITH INTEGRAL SHORTS  257080 Granted US COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING  4980741 308498 Granted US MOS PROTECTION DEVICE  NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG  4506282 455174 Granted US AN  4506282 Granted US PINCH RECTIFIER  4500898 395761 Granted US EUTECTIC  METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4500609			_ 1		
4663547 257080 Granted US COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING 4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US AN 4641174 510520 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4341594	238726	Granted	-US	SELF ALIGNED, MINIMUM MASK PROC FOR MFG INSULATED GATE SEM	
4980741 308498 Granted US MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US AN 4641174 510520 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4417385	406731	Granted			
NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANG 4506282 455174 Granted US AN 4641174 510520 Granted US PINCH RECTIFIER 4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4663547	257080	Granted	1	1	
4506282         455174         Granted         US         AN           4641174         510520         Granted         US         PINCH RECTIFIER           4500898         395761         Granted         US         EUTECTIC           METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4980741	308498	Granted	US	MOS PROTECTION DEVICE NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANCE	
4500898 395761 Granted US EUTECTIC METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	4506282	455174	Granted	us		
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	1	510520	Granted	us	PINCH RECTIFIER	
	4500898	395761	Granted	us	The second secon	
4443931 392870 Granted US REGION HAVING A DEEP PORTION PATENT			i I		METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE	

REEL: 012635 FRAME: 0823

Pat#	!Api#	Status	Country	Title		
		İ	1	SELF ALIGNED MINIMAL MASK PROCESS EMPLOY 2-STEP ETCH FOR		
4430792	30792 406738 Granted US		US	MFG INSUL GATE SEMICONDUCTORS		
	į			NORMALLY-OFF, GATE-CONTROLLED ELECTRICAL CIRCUIT WITH LOV		
4523111	473089	Granted	US	ON-RESISTANCE		
4739387	497339	Granted	US	SCR HAVING HIGH GATE SENSITIVITY AND HIGH DV/DT RATING		
				SELF ALIGNED MINIMAL MASK PROCESS FOR MFG INSULATED GATE		
4466176	502834	Granted	us	SEMI DEVICES WITH INTEGRAL SHORTS		
				VERTICAL CHANNEL FIELD CONTROLLED DEVICE EMPLOYING A		
4571815	650315	Granted	us	RECESS		
				POWER TRANSISTOR STRUCTURE WITH HIGH SPEED INTEGRAL		
4967243	221482	Granted	us	ANTIPAR		
				POWER BIPOLAR TRANSISTOR DEVICE WITH INTEGRAL		
4969027	220649	Granted	us	ANTISATURATION DIODE		
				INSULATED GATE SEMICONDUCTOR DEVICE WITH EXTRA SHORT GRI		
4821095	25036	Granted	us	AND METHOD OF FABRICATION		
				NORMALLY OFF SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANC		
4645957	685632	Granted	us	AND CIRCUIT ANALOGUE		
		<del></del>	<del></del>	SELF ALIGNED POWER MOSFET WITH INTERGRAL SOURCE-BASE		
4598461	693643	Granted	us	SHORT AND METHODS FOR MAKING		
			+	VERTICAL CHANNEL FIELD CONTROLLED DEVICE EMPLOYING A		
4587712	692073	Granted	us	RECESSED GATE STRUCTURE AND METHOD FOR MAKING		
43077 (2				BIDIRECTIONAL HIGH SPEED POWER MOSFET DEVICES WITH DEEP		
4656493	698498	Granted	us	LEVEL RECOMBINATION CENSORS IN BASE REGION		
4937644	756478	Granted	us	ASYMMETRICAL FIELD CONTROLLED THYRISTOR		
4337044	1304.0			(VDMOS) DEVICE INCL HI VOLT JUNCTION EXHIB INCREASE SAFE OP		
4823176	33952	Granted	บร	AREA		
4023170	33332	Granco		VERTICAL DOUBLE DIFFUSED METAL OXIDE SEMI (VDMOS) DEVICE		
4801986 339	22040	Granted	us	WITH INCREASED SAFE OP AREA AND METHOD		
	33940	Granted		METHOD FOR PRODUCING HIGH ASPECT RATIO HOLLOW DIFFUSED		
4700000	042246	Crantad	บร	REGI		
4720308	843346	Granted	103			
1046400	047454	Crantad	บร	FABRICATION OF LARGE POWER SEMICONDUCTOR COMPOSITE BY		
4816422	947151	Granted	103	WAFER INTERCONNECTION OF INDIVIDUAL DEVICES		
1004005	54250	Crantad	us	IMPROVED MONLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE		
4801985	51359	Granted	03	AND PROCESS FOR FABRICATION		
1700711	054075	Constant	US	SEMICONDUCTOR CHIP PACKAGES HAVING SOLDER LAYERS OF		
4769744	851275	Granted	_	ENHANCED DURABILITY PROTECTIVE CLAMP FOR MOS GATED DEVICES		
4890143	225320	Granted	บร			
	54.00	0	1.00	MONOLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE HAVING		
4857983	51430	Granted	us	REVERSES CONDUCTING CAPAB & METHOD OF FABRICATION		
4646129	872792	Granted	us	HERMETIC POWER CHIP PACKAGES		
4799095	69806	Granted	US	METAL OXIDE SEMICONDUCTOR GATED TURN OFF THYRISTOR		
			1	DIRECT-BONDED WAFERS HAVING A VOID FREE INTERFACE AND		
4939101	240332	Granted	US	METHOD OF FABRICATION		
4837606	14196	Granted	US	VERTICAL MOSFET WITH REDUCED BIPOLAR EFFECTS		
	10000		1	SEMICONDUCTOR DEVICE HAVING RAPID REMOVAL OF MAJORITY		
4782379	40693	Granted	US	CARRI		
			1	SEMICONDUCTOR DEVICE HAVING TURN-ON AND TURN-OFF		
4816892	36058	Granted	US	CAPABILITI ES		
	1			INSULATED-GATE SEMICONDUCTOR DEVICE WITH IMPROVED BASE-TO		
4809047	98756	Granted	us	SOURCE ELECTRODE SHORT & METHOD OF FAB SAID SHORT		
4883767	220353	Granted	US	METHOD OF FABRICATING SELF-ALIGNED SEMICONDUCTOR DEVICES		
4677452	767052	Granted	US	POWER FIELD-EFFECT TRANSISTOR STRUCTURES		
4597822	717364	Granted	US	METHOD FOR MAKING SILICON WAFERS		
4505029	501745	Granted	us	SEMICONDUCTOR DEVICE WITH BUILT UP LOW RESISTANCE CONTACT		
4809045	781381	Granted	US	INSULATED GATE DEVICE		
4682195	781383	Granted	us	IMPROVED INSULATED GATE DEVICE		
4641162	807597	Granted	üs	CURRENT LIMITED INSULATED GATE DEVICE		
4794432	7034	Granted	us	MOSFET STRUCTURE WITH SUBSTRATE COUPLED SOURCE		
4803533	913785	Granted	us	IGT AND MOSFET DEVICES HAVING REDUCED CHANNEL WIDTH		
4810665	77711	Granted	ÙS	SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION		

Pat #	Apl#	Status	Country	Title
	ł	1		IMPROVED ISOLATION FOR TRANSISTOR DEVICES HAVING A PILOT
4860080 32367 Gran		Granted	US	STRUCTURE
				TRANSISTOR HAVING IMPROVED TURN OFF TIME AND SECOND
4345266	236220	Granted	US	BREAKDOWN CHARACERISTICS
				SYMMETRICAL BLOCKING HI VOLTAGE BREAKDOWN SEMI DEVICE AN
4999684	07/435632	Granted	US	METHOD OF FABRICATION
		7		SYMMETRICAL BLOCKING HIGH VOLTAGE SEMICONDUCTOR DEVICE
5041896	07/376073	Granted	us	AND METHOD OF FABRICATION
4941026	07/239014	Granted	us	SEMICONDUCTOR DEVICES EXHIBITING MINIMUM ON RESISTANCE
				METHOD OF FABRICATING A FIELD EFFECT SEMICONDUCTOR DEVICE
5082795	267757	Granted	us	HAVING A SELF ALIGNED STRUCTURE
				HI CURRENT HERMETIC PACKAGE INCL AN INTERNAL FOIL AND
5018002	07/375641	Granted	us	HAVING A LEAD EXTENDING THROUGH THE PACK LID AND PACK CHIP
			}	POWER VDMOSFET WITH SCHOTTKY ON LIGHTLY DOPED DRAIN OF
5164802	07/672243	Granted	us	LATERAL DRIVER FET
		1		COVER WITH THROUGH TERMINALS FOR A HERMETICALLY SEALED
5097319	07/672997	Granted	us	ELECTRONIC PACKAGE
4969028	07/492377	Granted	us	GATE ENHANCED RECTIFIER
	1	1_		COMPLEMENTARY CIRCUIT AND STRUCTURE WITH COMMON
4937467	411424	Granted	us	SUBSTRATE
4460913	316660	Granted	US	FAST SWITCHING TRANSISTOR
4420765	268284	Granted	us	MULTI-LAYER PASSIVANT SYSTEM
4374455	351250	Granted	us	METHOD FOR MANUFACTURING A VERTICAL, GROOVED MOSFE
4455565	234834	Granted	US	VERTICAL MOSFET WITH AN ALIGNED GATE ELECTRODE AND
4433008	377197	Granted	US	DOPED-OXIDE DIFFUSION OF PHOSPHORUS USING BOROPHOS
4344985	248208	Granted	บร	METHOD OF PASSIVATING A SEMICONDUCTOR DEVICE WITH
	İ	1		VERTICAL IGFET WITH INTERNAL GATE AND METHOD FOR MAKING
4586240	748940	Granted	us	SAME
4549926	553305	Granted	US	METHOD FOR GROWING MONOCRYSTALLINE SILICON ON A MA
4578142	608544	Granted	US	METHOD FOR GROWING MONOCRYSTALLINE SILICON THROUGH
4639762	605427	Granted	us	MOSFET WITH REDUCED BIPOLAR EFFECTS
4605948	637027	Granted	US	SEMICONDUCTOR STRUCTURE FOR ELECTRIC FIELD DISTRIBUTION
4584028	653559	Granted	US	NEUTRALIZATION OF ACCEPTOR LEVELS IN SILICON BY AT
4639754	705371	Granted	US	VERTICAL MOSFET WITH DIMINISHED BIPOLAR EFFECTS
4661199	797126	Granted	US	METHOD TO INHIBIT AUTODOPING IN EPITAXIAL LAYERS
		1	1	COMPLEMENTARY CIRCUIT AND STRUCTURE WITH COMMON
4910563	232243	Granted	Jus	SUBSTRATE
5243211	07/797054	Granted	US	MOSFET WITH SHIELDED CHANNEL
5323036	07/822732	Granted	US	ATOMIC LATICED LAYOUT
5218220	07/789901	Granted	US	POWER FET HAVING REDUCED THRESHOLD VOLTAGE
4994883	07/416171	Granted	US	FIELD CONTROLLED DIODE (FCD) HAVING MOS TRENCH GATES
5293070	07/973603	Granted	US	INTEGRATED HEAT SINK FOR SEMICONDUCTOR MODULES
F 400000	000040007		1	METHOD OF DOPING A JFET REGION IN A MOS-GATED
5422288	08/246307	Granted	us	SEMICONDUCTOR DEVICE
			-	FAST TURN ON SWITCH CIRCUIT WITH PARALLEL MOS CONTROLLED
E 4000 4 4	08/051839	Granted	us	THYRISTOR AND SILICON CONTROLLED THYRISTOR AND SILICON
5463344	08/031839	Gianted	103	CONTROLLED RECTIFIER
E3C6033	E4022	Granted	us	SEMICONDUCTOR CHIP HAVING INTERDIGITATED GATE RUNNERS WITH GATE BONDING PADS
5366932	51832	Granted	103	<u> </u>
E 407043	00/276464	Granted	บร	SEMICONDUCTOR CHIP HAVING INTERDIGITATED GATE RUNNERS
5497013	08/276464	Gianteu		WITH GATE BONDING PADS DEVICE AND METHOD FOR IMPROVING CURRENT CARRYING
5317184	07/973709	Granted	us	CAPABILITY IN A SEMICONDUCTOR DEVICE
5455442	08/375714	Granted	US	COMFET SWITCH AND METHOD
	00/3/3/14	Clanted	100	METHOD AND DEVICE FOR ISOLATING PARALLEL SUB-ELEMENTS WITH
5594261	08/223425	Granted	us	REVERSE CONDUCTING DIODE REGIONS
2004201	00/223425	Cramed	-	APPARATUS AND METHOD FOR INCREASING BREAKDOWN VOLTAGE
<b>54245</b> 63	08/173077	Granted	บร	RUGGEDNESS IN SEMICONDUCTOR DEVICES
	1	1	1	the second control of the second control of
	i	1	1	METHOD OF FORMING MOS-GATED SEMICONDUCTOR DEVICES

at #	Apl#	Status	Country	Title	
				METHOD OF FORMING MOS-GATED SEMICONDUCTOR DEVICES	
468668	08/368612	Granted	US	HAVING MESH GEOMETRY PATTERN	
654226	08/305435	Granted	US	WAFER BONDING FOR POWER DEVICES	
	-			ASYMMETRIC SNUBBER RESISTOR	
880513	08/634371	Granted	US	<u></u>	
	08/494394	Pending	US	MEGASONIC PLL POWER GENERATOR	
789982	08/712562	Granted	us	LOW DISTORTION FEEDBACK IC AMPLIFIER AND METHOD	
7703302	10077 12302		-	SHORT BURST DIRECT ACQUISITION DIRECT SEQUENCE SPREAD	
6694417	08/509590	Granted	us	SPECTRUM RECEIVER	
770878	08/636904	Granted	US	TRENCH MOS GATE DEVICE	
	09/096217	Pending	US	TRENCH MOS GATE DEVICE	
913130	08/662118	Granted	US	METHOD FOR FABRICATING A POWER DEVICE	
5078077	09/330437	Granted	US	METHOD FOR FABRICATING A POWER DEVICE	
	09/542561	Pending	US	METHOD FOR FABRICATING A POWER DEVICE	
	1			DOUBLY GRADED JUNCTION TERMINATION EXTENSION (JTE) FOR	
	09/358625	Pending	US	EDGE PASSIVATION OF SEMICONDUCTOR DEVICES	
	09/098517	Pending	us	HIGH PERFORMANCE HEAT EXCHANGER AND METHOD	
	09/570009	Pending	US	HIGH PERFORMANCE HEAT EXCHANGER AND METHOD	
5110799	08/885879	Granted	US	A NOVEL TRENCH MOSFET PROCESS	
5037628	08/885922	Granted	us	A NOVEL TRENCH MOSFET PROCESS	
	09/498476	Pending	us	A NOVEL TRENCH MOSFET PROCESS	
			<del></del>	METHOD OF FORMING POWER SEMICONDUCTOR DEVICES WITH	
5872028	08/708712	Granted	lus	CONTROLLABLE INTEGRATED BUFFER	
6110763	08/861562	Granted	us	ONE MASK POWER SEMICONDUCTOR FABRICATION PROCESS	
0110703	00/00/1002	Ciuncu	-	METHOD OF FABRICATING UMOS SEMICONDUCTOR DEVICES USING A	
5940689	08/885921	Granted	บร	SELF-ALIGNED, REDUCED MASK PROCESS	
6054369	08/885878	Granted	us	IMPROVED LIFETIME CONTROL FOR SEMICONDUCTOR DEVICES	
0054509	00/003070	Grantes		BIPOLAR SEMICONDUCTOR POWER CONTROLLING DEVICES WITH	
5894141	08/885227	Granted	us	HETEROJUNCTION	
2094 14 1	100/003227	Granico	-	SEMICONDUCTOR DEVICE GATE STRUCTURE FOR THERMAL	
	08/885228	Pending	us	OVERLOAD PROTECTION	
	06/663226	rending	100	SEMICONDUCTOR DEVICE GATE STRUCTURE FOR THERMAL	
	09/338891	Pending	บร	OVERLOAD PROTECTION	
5004000	08/966867	Granted	US	HIGH VOLTAGE MOSFET STRUCTURE	
6081009	09/108962	Granted	US	HIGH VOLTAGE MOSFET STRUCTURE	
6066878		<del> </del>	<del>-1</del>	CARBIDE	
5877041	08/884726	Granted Granted	US	METHOD OF MAKING MOS-GATED SEMICONDUCTOR DEVICES	
5877044	100/014042	Granted	103	FABRICATION OF CONDUCTIVITY ENHANCED MOS-GATED	
5070242	001133030	Granted	บร	SEMICONDUCTOR DEVICES	
5970343	08/133030	Pending	US	CONDUCTIVITY ENHANCED MOS-GATED SEMICONDUCTOR DEVICES	
0400575	09/114769	Granted	US	HEAT EXCHANGING CHASSIS AND METHOD	
6188575	09/107273		us	HEAT EXCHANGING CHASSIS AND METHOD	
	09/649815	Pending	us	HEAT EXCHANGING CHASSIS AND METHOD	
	09/649837	Pending	US	CIRCUIT AND METHOD FOR PROTECTING FROM OVERCURRENT	
5000450	00,000,400	Grantad	us	CONDITIONS AND DETECTING AN OPEN ELECTRICAL LOAD	
5920452	09/088198	Granted	103	PROCESS FOR FORMING VERTICAL SEMICONDUCTOR DEVICE HAVING	
į	00050575	Pondina	บร	INCREASED SOURCE CONTACT AREA	
	09/350575	Pending	100	POWER MODULE WITH LOWERED INDUCTANCE AND REDUCED	
0000100	00467303	Granted	us	VOLTAGE OVERSHOOTS	
6069403	09/167203	Granteu		POWER MODULE WITH LOWERED INDUCTANCE AND REDUCED	
6140450	00/23/4009	Granted	บร	VOLTAGE OVERSHOOTS	
6140152	09/334098	Granted	US -	METHOD OF MAKING SHALLOW WELL MOSFET STRUCTURE	
6107127	1	- <b>i</b>	US	CURRENT LIMITED, THERMALLY PROTECTED, POWER DEVICE	
6055149	09/203700	Granted		PROCESS FOR FORMING HIGH VOLTAGE JUNCTION TERMINATION	
1	00467477	Danding	us	EXTENSION OXIDE	
	09/167177	Pending	Jus	PROCESS FOR FORMING MOS-GATED DEVICES HAVING SELF-ALIGNE	
}	09/307879	Pending	us	TRENCHES  TRENCHES	
}	03/30/0/3	r enoung		METHODS OF FORMING POWER SEMICONDUCTOR DEVICES HAVING	
1	1	}		MERGED SPLIT-WELL BODY REGIONS THEREIN AND DEVICES FORMER	
				The state of the s	

Pat #	Apl #	Status	Country	Title
	ĺ		İ	POTTED TRANSDUCER ARRAY WITH MATCHING NETWORK IN A
	09/344867	Pending	US	MULTIPLE PASS CONFIGURATION
	}			POTTED TRANSDUCER ARRAY WITH MATCHING NETWORK IN A
	09/663235	Pending	US	MULTIPLE PASS CONFIGURATION
6077744	09/255092	Granted	Jus	SEMICONDUCTOR TRENCH MOS DEVICES
			140	METHODS FOR MAKING SEMICONDUCTOR DEVICES BY LOW
	09/037723	Pending	US	TEMPERATURE DIRECT BONDING
	09/296472	Pending	US	FAST TURN-OFF POWER SEMICONDUCTOR DEVICES
6459405	00/026845	Constant	LIC	ADVANCED METHODS FOR MAKING SEMICONDUCTOR DEVICES BY LOW TEMPERATURE DIRECT BONDING
6153495	09/036815	Granted	us us	DEVICES FORMABLE BY LOW TEMPERATURE DIRECT BONDING
	09/036838	Pending	- 03	LOW VOLTAGE DUAL-WELL MOS DEVICE HAVING HIGH RUGGEDNESS.
				LOW ON-RESISTANCE, AND IMPROVED BODY DIODE REVERSE
6137139	09/324553	Granted	us	RECOVERY
0137133	03/324333	Granted		SEMICONDUCTOR DEVICE HAVING REDUCED EFFECTIVE SUBSTRATE
6104062	09/107721	Granted	us	RESISTIVITY AND ASSOCIATED METHODS
			+	SEMICONDUCTOR DEVICE HAVING REDUCED EFFECTIVE SUBSTRATE
	09/551187	Pending	us	RESISTIVITY AND ASSOCIATED METHODS
6162702	09/334835	Granted	US	SELF-SUPPORTING ULTRATHIN SILICON WAFER PROCESS
		1	<del></del>	POWER MOS DEVICE WITH INCREASED CHANNEL WIDTH AND
	09/303270	Pending	us	PROCESS FOR FORMING SAME
		<del> </del>		POWER MOS DEVICE WITH INCREASED CHANNEL WIDTH AND
	09/765177	Pending	us	PROCESS FOR FORMING SAME
		1		
		}		
		1		
				EMITTER BALLAST RESISTOR WITH ENHANCED BODY EFFECT TO
	}	}		IMPROVE THE SHORT CIRCUIT WITHSTAND CAPABILITY OF POWER
	09/450872	Pending	US	DEVICES
		}		BACKMETAL DRAIN TERMINAL WITH LOW STRESS AND THERMAL
	09/339356	Pending	us	RESISTANCE
				HIGH DENSITY MOS-GATED POWER DEVICE AND PROCESS FOR
6188105	09/283531	Granted	US	FORMING SAME
	00000444	10.45-	140	MOS-GATED DEVICE HAVING A BURIED GATE AND PROCESS FOR
	09/260411	Pending	US	FORMING SAME
	00740224	Danding	us	TRENCH-GATED DEVICE HAVING TRENCH WALLS FORMED BY SELECTIVE EPITAXIAL GROWTH AND PROCESS FOR FORMING DEVICE
	09/318334	Pending	103	MOS-GATED POWER DEVICE HAVING EXTENDED TRENCH AND DOPING
1	00/244333	Pending	us	ZONE AND PROCESS FOR FORMING SAME
<u></u>	09/314323	Pending	103	MOS-GATED POWER DEVICE HAVING EXTENDED TRENCH AND DOPING
<b>;</b>	09/726682	Pending	us	ZONE AND PROCESS FOR FORMING SAME
	03/120002	rending		POWER SEMICONDUCTOR MOUNTING PACKAGE CONTAINING BALL
1	09/345930	Pending	us	GRID ARRAY
		1	+	POWER TRENCH TRANSISTOR DEVICE SOURCE REGION FORMATION
	09/525182	Pending	us	USING SILICON SPACER
<b> </b>	09/624533	Pending	US	POWER MOS DEVICE WITH BURIED GATE
	09/654845	Pending	us	POWER SEMICONDUCTOR DEVICE WITH HIGH AVALANCHE CAPABILITY
	-	<b></b>		PROCESS FOR CONTROLLING LIFETIME IN A P-I-N DIODE AND FOR
	09/718219	Pending	us	FORMING DIODE WITH IMPROVED LIFETIME CONTROL
				MOS-GATED POWER DEVICE HAVING SEGMENTED TRENCH AND
	09/689939	Pending	us	EXTENDED DOPING ZONE AND PROCESS FOR FORMING SAME
	09/502712	Pending	บิร	MOS-GATED DEVICE HAVING ALTERNATING ZONES OF CONDUCTIVITY
1				SELF-ALIGNED PROCESS FOR FABRICATING POWER MOSFET WITH
	09/665,850	Pending	us	SPACER-SHAPED TERRACED GATE
	09/603605	Pending	บร	SOFT RECOVERY POWER DIODE AND RELATED METHOD
1	60/198692	Pending	บร	QUASI-RESONANT CONVERTER
		1		INTEGRATED CIRCUIT DEVICE INCLUDING A DEEP WELL REGION AND
1	09/664024	Pending	บร	ASSOCIATED METHODS

Apl#	Status	Country	Title	
		ĺ	PRODUCED BY USING A FULLY SELF-ALIGNED BODY IMPLANT	
60/219858	Pending	us	PROCESS	
			INSULATED GATE BIPOLAR TRANSISTOR WITH IMPROVED LATCHUP	
07/279392	Granted	us	CURRENT LEVEL AND SAFE OPERATING AREA	
		1	POWER MOSFET AC POWER SWITCH EMPLOYING MEANS FOR	
07/644569	Granted	บร	PREVENTING CONDUCTION OF BODY DIODE	
			METHOD FOR FABRICATING A RADIATION HARDENED OXIDE HAVING	
773772	Granted	US	STRUCTURAL DAMAGE	
			POWER FIELD EFFECT DEVICES HAVING SMALL CELL SIZE AND LOW	
337684	Granted	US	CONTACT RESISTANCE AND METHOD OF FABRICATION	
			METHOD FOR MAKING VERTICAL MOSFET WITH REDUCED BIPOLAR	
582601	Granted	US	EFFECTS	
	1	{	METHOD OF MAKING HIGH BREAKDOWN VOLTAGE SEMICONDUCTOR	
698495	Granted	us	DEVICE	
	1_	1	HIGH BREAKDOWN VOLTAGE SEMICONDUCTOR DEVICE AND METHOD	
	<del></del>		OF FABRICATION	
773771	Granted	US	METHOD FOR FABRICATING A RADIATION HARDENED OXIDE	
		1	METHOD OF MAKING A MOS-GATED SEMICONDUCTOR DEVICE WITH A	
08/885877	Granted	108	SINGLE DIFFUSION	
	<u></u>	1	METHOD OF MAKING A MOS-GATED SEMICONDUCTOR DEVICE WITH A	
09/449487	Pending	108	SINGLE DIFFUSION	
	}		CONTROLLING SILICON TRENCH PROFILES BY INCREMENTAL	
60/234563	Pending	JUS	INCREASES IN OXYGEN FLOWS	
	}	Ì	HERMETIC PACKAGE HAVING A LEAD EXTENDING THROUGH AN	
		1110	APERTURE IN THE PACKAGE LID AND PACKAGED SEMICONDUCTOR  ICHIP	
			METHOD OF PACKAGING A SEMICONDUCTOR DEVICE	
_			METHOD OF PACKAGING A SEMICONDUCTOR DEVICE	
			PACKAGE FOR PARALLEL SUBELEMENT SEMICONDUCTOR DEVICES	
08/1/19/4	Granted	105	A METHOD OF METALIZING A SEMICONDUCTOR POWER DEVICES	
08/759865	Pendina	us	CERAMIC MEMBER	
	1		PROTECTION DEVICE FOR SOLID STATE SWITCHED POWER	
08/944513	Granted	us	ELECTRONICS	
	60/219858 07/279392 07/644569 773772 337684 582601 698495 358057 773771 08/885877 09/449487 60/234563 07/367525 08/217801 08/462856 08/177974 08/759865	60/219858 Pending  07/279392 Granted  07/644569 Granted  773772 Granted  337684 Granted  582601 Granted  698495 Granted  773771 Granted  08/885877 Granted  08/849487 Pending  60/234563 Pending  07/367525 Granted  08/217801 Granted  08/462856 Granted  08/177974 Granted	60/219858         Pending         US           07/279392         Granted         US           07/644569         Granted         US           773772         Granted         US           337684         Granted         US           582601         Granted         US           698495         Granted         US           358057         Granted         US           773771         Granted         US           08/885877         Granted         US           09/449487         Pending         US           60/234563         Pending         US           08/217801         Granted         US           08/462856         Granted         US           08/177974         Granted         US           08/759865         Pending         US	

# Exhibit A

Pat#	Apl#	<u>Status</u>	Country	<u>Title</u>
4545109	<u>459756</u>	Granted	<u>US</u>	METHOD OF MAKING A GALLIUM ARSENIDE FIELD EFFECT TRANSISTOR
4516143	579229	Granted	<u>US</u>	SELF-ALIGNED POWER MOSFET WITH INTEGRAL SOURCE BASE SHORT A
<u>4567641</u>	650314	Granted	<u>US</u>	METHOD OF FABRICATING SEMI- CONDUCTOR DEVICE HAVING A DIFFUSED REGION OF REDUCED LENGTH
	449321	Pending	<u>US</u>	LATERAL INSULATED GATE RECTIFIER STRUCTURES
	449322	Pending	<u>US</u>	BIDIRECTIONAL INSULATED GATE RECTIFIER STRUCTURES AND METHOD
	<u>464161</u>	Granted	<u>US</u>	BIDIRECTIONAL INSULATED GATE RECTIFIER STRUCTURES AND METHOD
4862242	807612	Granted	<u>US</u>	SEMICONDUCTOR WAFER WITH AN ELECTRICALLY ISOLATED SEMICONDUCTOR
	<u>726749</u>	Pending	<u>US</u>	INSULATED GATE SEMICONDUCTOR DEVICE
<u>4516143</u>	<u>579229</u>	Granted	<u>US</u>	SELF-ALIGNED POWER MOSFET WITH INTEGRAL SOURCE-BASE SHORT AND METHODS OF MAKING
<u>4595428</u>	567708	Granted	<u>US</u>	METHOD FOR PRODUCING HIGH ASPECT RATIO HOLLOW DIFFUSED REGIONS IN A SEMICOND- UCTOR BODY AND DIODE PRODUCED THEREBY
4546375	<u>439563</u>	Granted	<u>US</u>	VERTICAL IGHET WITH INTERNAL GATE AND METHOD FOR MAKING SAME
	09/829,634	Pending	<u>US</u>	POTTED TRANSDUCER ARRAY WITH MATCHING NETWORK IN A MULTIPLE PASS CONFIGURATION
	09/799,845	Pending	<u>US</u>	POWER TRENCH TRANSISTOR DEVICE SOURCE REGION FORMATION USING SILICON SPACER
	09/839,374	Pending	<u>US</u>	QUASI-RESONANT CONVERTER
	09/815,672	Pending	<u>US</u>	EDGE TERMINATION FOR SILICON POWER DEVICES
	09/844,347	Pending	<u>US</u>	POWER MOSFET AND METHOD FOR FORMING SAME USING A SELF-ALIGNED BODY IMPLANT
	08/310,041	Pending	<u>US</u>	FET, IGBT AND MCT STRUCTURES TO ENHANCE OPERATING CHARACTER
<u>5577656</u>	462856	Granted	<u>US</u>	METHOD OF PACKAGING A SEMICONDUCTOR DEVICE
	<u>09/731,169</u>	<u>Pending</u>	<u>US</u>	MOS-GATED POWER DEVICE WITH DOPED POLYSILICON BODY AND PROCESS FOR FORMING SAME PATENT
REC	ORDED: 02/20	0/2002	••	REEL: 012635 FRAME: 0829