OMB No. 0651-0027 (exp. 5/31/2002)	U.S. DEPARTMENT OF COMMER U.S. Patent and Trademark O
	01603 <u>v v v</u>
	s: Please record the attached original documents or copy thereof.
1. Name of conveying party(ies):	2. Name and address of receiving party(ies)
IN-CHIP SYSTEMS, INC.	Name: <u>DR. TUSHAR GHEEWALA</u>
	Internal Address:
Additional name(s) of conveying party(ies) attached? 🗔 Yes 🜠 No	
3. Nature of conveyance:	
Assignment Gerger	
	Street Address: 501 CASTANO CORTE
Security Agreement Grange of Name	
Gther	
	City: LOS ALTOS State: CA Zip: 9402
Execution Date: MAY 17, 2002	Additional name(s) & address(es) attached? 🖵 Yes 🏼 🙀 N
4. Application number(s) or patent number(s):	
•••	lication, the execution date of the application is:
A. Patent Application No.(s)	B. Patent No.(s) 5723883
SEE SCHEDULE 1 ATTACHED.	SEE ACHEDULE 1 ATTACHED.
Additional numbers at	ttached? 🔀 Yes 🗔 No
5. Name and address of party to whom correspondence	
concerning document should be mailed:	3
Name: JACKIE LEE	7. Total fee (37 CFR 3.41)\$ 400.00
Internal Address: ACCESS INFORMATION SERVICES,	Enclosed
INC.	Authorized to be charged to deposit account
Street Address: 1773 WESTERN AVENUE	8. Deposit account number:
City: <u>ALBANY</u> State: <u>NY</u> Zip: 12203	(Attach duplicate copy of this page if paying by deposit account)
DO NOT USE	THIS SPACE
Mail documents to be recorded with 002 6T0N11 00000187 5723883 Commissioner of Patents & 1	Signature Signature Trademarks, Box Assignments
81 400.00 OP	, D.C. 20231
120.00 DP	PATENT

• • •

REEL: 012735 FRAME: 0281

Schedule 1 to Patent Security Agreement

IN-CHIP SYSTEMS, INC.

PATENTS

Patent No.	Issue Date	Country	Title
5723883	3/3/98	U.S.	Gate Array Cell Architecture & Routing Scheme
5923059	7/13/99	U.S.	Integrated Circuit Cell Architecture & Routing Scheme
5898194	4/27/99	U.S.	Integrated Circuit Cell Architecture & Routing Scheme
5923060	7/13/99	U.S.	Reduced Area Gate Array Cell Design Based on Shifted Placement of Alternate Rows of Cells
6091090	7/18/00	U.S.	Power & Signal Routing Technique for Gate Array Design

PATENT APPLICATIONS

Case No.	Application No.	Country	Date	Filing Title
14737-000300	60/027387	U.S.	09/27/96	Reduced Area Gate Array Cell Design Based on Shifted Placement of Alternate Rows of Cells
14737-000400	60/027448	U.S.	09/27/96	New Power and Signal Routing Technique to Achieve a Higher Density Core Cell for CMOS Gate Array Applications
14737-001000	09/351767	U.S.	07/12/99	Dual-Height Cell with Variable Width Power Rail Architecture
14737-001100	09/588804	U.S.	06/06/00	Routing Driven, Metal Programmable Integrated Circuit Architecture with Multiple Types of Core Cells
14737-001200	09/588802	U.S.	06/06/00	Gate Array Architecture Using Elevated Metal Levels for Customization

PATENT SECURITY AGREEMENT

(Patents and Patent Applications)

WHEREAS, In-Chip Systems, Inc. (herein referred to as the "**Debtor**") owns the Patent Collateral (as defined below);

WHEREAS, pursuant to a Security Agreement dated as of May 17, 2002 (as amended and/or supplemented from time to time, the "Security Agreement") between the Debtor and the GHEEWALA 1990 REVOCABLE TRUST, Reeta Gheewala and Tushar Gheewala, Co-Trustees (together with his successors and assigns, the "Grantee"), the Debtor has granted and/or is granting to the Grantee a continuing security interest in personal property of the Debtor, including all right, title and interest of the Debtor in, to and under the Patent Collateral (as defined below), to secure the Debtor's Secured Obligations (as defined in the Security Agreement);

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the Debtor grants to the Grantee, to secure the Debtor's Secured Obligations, a continuing security interest in all of the Debtor's right, title and interest in, to and under the following (all of the following items or types of property being herein collectively referred to as the "**Patent Collateral**"), whether now owned or existing or hereafter acquired or arising:

(i) each Patent (as defined in the Security Agreement) owned by the Debtor which is the subject of an application or has been issued or registered, including, without limitation, each Patent referred to in Schedule 1 hereto; and

(i) all proceeds of and revenues from the foregoing, including, without limitation, all proceeds of and revenues from any claim by the Debtor against third parties for past, present or future infringement of any Patent owned by the Debtor (including, without limitation, any Patent identified in Schedule 1 hereto).

The Debtor irrevocably constitutes and appoints the Grantee and any officer or agent thereof, with full power of substitution, as its true and lawful attorney-in-fact with full power and authority in the name of the Debtor or in the Grantee's name, from time to time, in the Grantee's discretion, so long as any Event of Default (as defined in the Security Agreement) shall have occurred, to take with respect to the Patent Collateral any and all appropriate action which the Debtor might take with respect to the Patent Collateral and to execute any and all

(MP) 10294/002/AGT.VICTOR/Sec.Agmt/security.agreement.INCHIP.doc

documents and instruments which may be necessary or desirable to carry out the terms of this Patent Security Agreement and to accomplish the purposes hereof.

Except to the extent expressly permitted in the Security Agreement, the Debtor agrees not to sell, license, exchange, assign or otherwise transfer or dispose of, or grant any rights with respect to, or mortgage or otherwise encumber, any of the Patent Collateral.

The foregoing security interest is granted in conjunction with the security interests granted by the Debtor to the Grantee pursuant to the Security Agreement. The Debtor acknowledges and affirms that the rights and remedies of the Grantee with respect to the security interest in the Patent Collateral granted hereby are more fully set forth in the Security Agreement, the terms and provisions of which are incorporated by reference herein as if fully set forth herein. IN WITNESS WHEREOF, the parties have caused this Agreement to be executed themselves or by their respective representatives thereunto duly authorized the day and year first above written.

IN-CHIP SYSTEMS, INC.

By: Mightereal Name: Dr. Tushar Gheewala

Name: Dr. Tushar Gheewala Title: President and Chief Executive Officer

GHEEWALA 1990 REVOCABLE TRUST, Reeta Gheewala and Tushar Gheewala, Co-Trustees

By: <u>Alphecnocka</u> Reeta Cheewala, Co-Trustee

By: <u>*My*/hearra</u> Dr. Tushar Gheewala, Co-Trustee

(MP) 10294/002/AGT. VICTOR/Sec. Agmt/security.agreement.INCHIP.doc

Schedule 1 to Patent Security Agreement

IN-CHIP SYSTEMS, INC.

PATENTS

Patent No.	Issue Date	Country	Title
5723883	3/3/98	U.S.	Gate Array Cell Architecture & Routing Scheme
5923059	7/13/99	U. S .	Integrated Circuit Cell Architecture & Routing Scheme
5898194	4/27/99	U.S.	Integrated Circuit Cell Architecture & Routing Scheme
5923060	7/13/99	U. S .	Reduced Area Gate Array Cell Design Based on Shifted Placement of Alternate Rows of Cells
6091090	7/18/00	U. S .	Power & Signal Routing Technique for Gate Array Design

PATENT APPLICATIONS

Case No.	Application No.	Country	Date	Filing Title
14737-000300	60/027387	U. S .	09/27/96	Reduced Area Gate Array Cell Design Based on Shifted Placement of Alternate Rows of Cells
14737-000400	60/027448	U. S .	09/27/96	New Power and Signal Routing Technique to Achieve a Higher Density Core Cell for CMOS Gate Array Applications
14737-001000	09/351767	U.S.	07/12/99	Dual-Height Cell with Variable Width Power Rail Architecture
14737-001100	09/588804	U. S .	06/06/00	Routing Driven, Metal Programmable Integrated Circuit Architecture with Multiple Types of Core Cells
14737-001200	09/588802	U. S .	06/06/00	Gate Array Architecture Using Elevated Metal Levels for Customization

RECORDED: 05/24/2002