

REC

05-14-2002



IT

U.S. DEPARTMENT OF COMMERCE
Patent and Trademark Office

102089463

To the Honorable Commissioner of Patents and Trademarks. Please forward to the appropriate divisional documents or copy thereof.

1. Name of conveying party(ies):

Cadence Design Systems, Inc

5-7-02

Additional name(s) of conveying party(ies) attached?

☐ Yes ☒ No

3. Nature of conveyance:

☒ Assignment☐ Merger☐ Security Agreement☐ Change of Name☐ Other _____

Execution Date: April 22, 2002

2. Name and address of receiving party:

Name: Quickturn Design Systems, Inc.

Internal Address: _____

City: _____ State: _____ Zip: _____

Street Address: 2655 Seely Avenue Building 11

City: San Jose State CA 95134

Additional name(s) & address(es) attached? ☐ Yes ☒ No

4. Application number(s) or patent number(s):

If this document is being filed together with a new application, the execution date of the application is:

A. Patent Application No(s): 09/655,596; 09/656,541,
09/193,733, 09/523,053, 09/656,146, 09/373,125,
09/655,595, 09/656,147, 09/796,055 and 09/522,354

B. Patent No(s):

Additional numbers attached? ☐ Yes ☒ No

5. Name and address of party to whom correspondence concerning document should be mailed:

Name: Jeffrey A. Miller

Internal Address: LYON & LYON LLP

633 West Fifth Street, Suite 4700
Los Angeles, CA 90071-2066

6. Total number of applications and patents involved: 10

7. Total fee (37 CFR 3.41): \$ 400.00

☒ Enclosed☒ Charge this Deposit Account if any additional fee is required

8. Deposit Account Number: 12-2475

DO NOT USE THIS SPACE

9. Statement and signature:

To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.

Jeffrey A. Miller, Reg. No. 35,287

Date: April 25, 2002

Total number of pages including cover sheet: 4

OMB No. 0651-0011 (exp. 4/94)

Do not detach this portion

Mail documents to be recorded with required cover sheet information to:

Director — U.S. Patent and Trademark Office

Box Assignments

Washington, D.C. 20231

05/14/2002 LNUELLER 00000017 09655596

01 FC:581

400.00 DP

Public burden reporting for this sample cover sheet is estimated to average about 30 minutes per document to be recorded, including time for reviewing the document and gathering the data needed, and completing and reviewing the sample cover sheet. Send comments regarding this burden estimate to the U.S. Patent and Trademark Office, Office of Information Systems, PK2-1000C, Washington, D.C. 20231, and to the Office of Management and Budget, Paperwork Reduction Project, (0651-0011), Washington, D.C. 20503

OFFICE OF PUBLIC RECORDS
2002 MAY -7 AM 7:30
FINANCE SECTION

ASSIGNMENT OF PATENT APPLICATIONS

Whereas, CADENCE DESIGN SYSTEMS, INC., a corporation organized and existing under and by virtue of the laws of the Delaware and having its place of business at 2655 Seely Avenue, San Jose, California 94134 ("CADENCE"), owns of all right, title and interest in the inventions claimed and/or disclosed in following United States Patent Applications ("the Patent Applications"):

Patent Application Number	Date Patent Application Filed	Inventors	Title
09/655,596	09-06-00	Beausoleil, W.F., et al	High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with a Method to Allow Memory Read/Writes Without Interrupting the Emulation
09/656,541	09-06-00	Beausoleil, W.F., et al	High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with a Method to High Speed Bulk Read/Write Operation Synchronous DRAM While Refreshing the Memory
09/193,733	11-17-98	Ruedinger, J.	Algorithm to Separate Clock Domains for Emulation Purposes
09/523,053	03-10-00	Ruedinger, J., et al	Methods to Improve Concurrent Behavior Modeling with Emulation
09/656,146	09-06-00	Beausoleil, W.F., et al	High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with

			Improved Multiplexed Data Memory
09/373,125	08-12-99	Beausoleil, W.F., et al	Clustered Processors in an Emulation Engine
09/655,595	09/06/00	Beausoleil, W.F., et al	High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with an Improved Board-to-Board Interconnection Cable
09/656,147	09/06/00	Beausoleil, W.F., et al	High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with an Improved Maintenance Bus that Streams Data
09/796,055	02-28-00	Beausoleil, W.F., et al	High Bandwidth 3D Memory Packaging Technique
09/522,354	03-09-00	Musselman, R., et al	Non-synchronous Hardware Emulator

Whereas QUICKTURN DESIGN SYSTEMS, INC., a corporation organized and existing under and by virtue of the laws of the Delaware and having its place of business at 2655 Seely Avenue, San Jose, California 94134 ("QUICKTURN"), is desirous of acquiring the entire right, title and interest in the inventions claimed and/or disclosed in the Patent Applications;

For good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, CADENCE hereby sells, assigns, transfers and sets over unto QUICKTURN, its successors and assigns, the full and exclusive right, title and interest to the inventions claimed and/or disclosed in the Patent Applications and to all Letters Patent or application or similar legal protection, not only in the United States and its territorial possessions, but in all countries foreign thereto to be obtained for the inventions claimed and/or disclosed in the Patent Applications, and to any continuation, division, renewal, substitute or reissue thereof or any legal equivalent thereof in the United States or a foreign country for the full term or terms for which the same may be granted, including all priority rights under the International Convention; the Patents to be held and enjoyed by QUICKTURN for its own use and behalf, and for QUICKTURN'S legal

