| Equipolar to TTO 1666 | |
|---|---|
| | FORM COVER SHEET NTS ONLY |
| To the Director of the U.S. Patent and Trademark Office. Please record the | attached original document(s) or copy(ies). |
| Name of conveying party(ies): | 2. Name and address of receiving party(ies): |
| S-MOS Systems, Inc. | Name: Seiko Epson Corporation |
| Additional name(s) of conveying party(ies) attached? □ yes ⊠ no | Street Address: 4-1 Nishishinjuku 2-chome, Shinjuku-ku |
| 3. Nature of Conveyance: | 7 |
| ■ Assignment | City: Tokyo State: Zip Code: |
| □ Security Agreement □ Change of Name □ Other | Country: Japan |
| Execution Date: May 22, 1992 | Additional name(s) & address(cs) attached? □ yes Ø no |
| 4. Application number(s) or patent number(s): | |
| If this document is being filed together with a new application | ation, the execution date of the application is |
| A. Patent Application No.(s) | B. Patent No.(s) |
| 10/086,197 (.0170009) | 5,497,499 (.0170001) |
| | 5,737,624 (.0170004) |
| | 5,974,526 (.0170005) 6,289,433 (.0170007) |
| | 6,289,433 (.0170007) |
| Additional numbers attached? | yes ⊠ no |
| Name and address of pany to whom correspondence concerning document should be mailed: | 6. Total number of applications and patents involved: _5_ |
| Name: Sterne, Kessler, Goldstein & Fox P.L.L.C. | 7. Total fee (37 C.F.R. 3.41) <u>\$200,00</u> |
| Internal Address: c/o Thomas C. Fiala | □ Enclosed |
| | ☐ Charge: PTO-2038 Credit Card Form Enclosed |
| | ☐ Authorized to be charged to Deposit Account |
| Street Address: 1100 New York Ave., N.W. | 8. Deposit Account Number: |
| City: Washington State: D.C. Zip Code: 20005-3934 | 19-0036 |
| | (Attach duplicate copy of this page if paying by deposit account) |
| DO NOT USE | THIS SPACE |
| 9. Statement and signature | |
| To the best of my knowledge and belief, the foregoing inform copy of the original document. | nation is true and correct and any attached copy is a true |
| copy of the original accument. | 1 4 -) |
| | 14 (12 6/12/20) |
| Name of Person Signing Thomas C. Fiala Signature Registration No. 43,610 | Date |
| Total number of pages including cover she | eet, attachments and document |
| Mail documents to be recorded with a Director of the U.S. Patent and Trademark Office | randud |
| PO Box Alexandria, VA | 1430 |
| | |

3KGF_DC1:209110.1

ASSIGNMENT (Corporate)

S MOS SYSTEMS, INC. a California corporation, having a principal place of business at 2460 North First Street, San Jose, California 95131-1002 (hereafter the "Assignor"), is the owner by respective assignments of United States patent applications identified below (hereafter sometimes called the "Patent Applications").

SEIKO EPSON CORPORATION, a corporation of Japan, having a place of business at 4-1 Nishishinjuku 2-chome, Shinjuku-ku Tokyo-to, Japan (hereafter the "Assignee"), desires to acquire all of the rights to the Patent Applications and all inventions described and claimed therein.

THEREFORE, in consideration of the sum of One Dollar (\$1.00) or equivalent and other good and valuable consideration paid to it, Assignor hereby sells and assigns to the Assignee the entire right, title and interest in and to the Patent Applications identified below, and all inventions described and claimed therein, in any and all Letters Patent(s) therefor, and in any and all reissues, extensions, renewals, reexaminations, divisions and continuations of such applications or Letters Patent(s) to the full end of the term or terms for which such Letters Patent(s) issue, such entire right, title and interest to be held and enjoyed by the above-named Assignee the same as they would have been held and enjoyed by the Assignor had this assignment and sale not been made.

| ATTY | | FILING | |
|--------|-----------------|----------|--|
| DOCKET | <u>SER. NO.</u> | DATE | <u>TTTLE</u> |
| SP010 | 07/877,562 | 05/01/92 | 64-Bit Floating Point Multiplier |
| SP014 | 07/726,929 | 07/08/91 | Single Chip Page Prints C. 1 |
| SP015 | 07/727,006 | 07/08/91 | Single Chip Page Printer Controller High Performance RISC Microprocessor |
| SP016 | 07/726,893 | 07/08/91 | Microprocessor Architecture Capable of |
| SP019 | 07/726,942 | 07/08/91 | Processors RISC Microprocessor Architecture Implementing Fast Trap and Exception |
| SP021 | 07/727,058 | 07/08/91 | Extensible RISC Microprocessor |
| SP022 | 07/727,744 | 07/08/91 | Architecture RISC Microprocessor Architecture With |
| SP024 | 07/802,816 | 12/06/91 | Isolated Architecture Dependencies |
| SP025 | 07/853,604 | 03/18/92 | ROM with SRAM and CRC |
| SP027 | 07/798,917 | 11/27/91 | Dual Width Memory Subsystem |
| SP028 | 07/798,704 | 11/27/91 | Printer Video Processor |
| SP029 | 07/798,705 | 11/27/91 | Orthogonal Rotator Pixel Modification Unit |
| SP030 | 07/862,623 | 03/31/92 | Virtual RIPO Design and Trans |
| SP031 | 07/805,838 | 12/13/91 | Virtual FIFO Peripherals Interface Semaphore Bypass |

TERNE, KESSLER,
OLDSTEIN & FOX
ATTOMATE AT LAW
HIS CONNECTION AVENUE
WATHINGTON, D. C. 20036
UPS) 404-2600

Page I of 3

PATENT REEL: 014201 FRAME: 0430

| | (1 | | | |
|---|-------|-------------|----------|---|
| | SP032 | 07/857,599 | 03/31/92 | CISC to RISC Microprocessor Decode |
| | SP035 | 07/860,719 | 03/31/92 | Unit |
| | SP038 | 07/877,451 | 05/01/92 | Instruction Scheduling |
| | SP039 | 07/861,417 | 03/31/92 | Instruction Retirement |
| | SP040 | 07/867,637 | | App. For Generating 3D Color Images |
| | SP041 | 07/860,718 | 04/13/92 | High Density Memory Architecture |
| | 010,1 | 07/000,716 | 03/31/92 | Ploor Plan Layout for Register Renaming |
| l | SP044 | 07/023 410 | 00.40.00 | Спеск |
| l | SP045 | 07/833,419 | 02/10/92 | Automatic Power Slit Generation |
| ١ | 31043 | 07/860,717 | 03/31/92 | Selective Power Down For High |
| l | SP046 | 00/05/ 5 | | Performance CPU/System |
| ı | 3F040 | 07/831,272 | 02/07/92 | Hardware Accelerator with Real Silicon |
| ľ | SD047 | . | | Components |
| ľ | SP047 | 07/844,066 | 03/02/92 | Clock Generation |
| ľ | SP049 | 07/817,813 | 01/08/92 | Single Chip Page Printer Controller |
| l | SP050 | 07/817,810 | 01/08/92 | High Performance RISC Microprocessor |
| l | 500 | | | Architectureance |
| l | SP051 | 07/817,811 | 01/08/92 | Tito ve |
| l | | | | Implementing Fast Trap and Exception |
| | | | | Handling |
| | SP052 | 07/817,809 | 01/08/92 | |
| | _ | | | Architecture RISC Microprocessor |
| 1 | SP053 | 07/817,807 | 01/08/92 | |
| | | | | RISC Microprocessor Architecture With |
| | SP054 | 07/846,237 | 03/05/92 | Isolated Architecture Dependencies |
| | SP055 | 07/844,494 | 03/04/92 | Register File Backup Queue |
| | SP056 | 07/846,231 | 03/06/92 | Dual Output Reset Circuit |
| | | | /00/22 | Elimination of the Critical Path in |
| | | | | Memory Control Unit and Input/Output |
| | SP074 | 07/833,422 | 02/10/92 | Control Unit Operations |
| | | - 770003722 | V2/10/32 | Single Chip Page Printer Controller |
| | | | | |

By its undersigned representative, the Assignor agrees

- a. to execute all papers necessary in connection with the Patent Applications and any continuing, divisional, reissue, reexamination or corresponding application(s) thereof and also to execute separate assignments in connection with such applications as the Assignee may deem necessary or expedient;
- b. to execute all papers necessary in connection with any interference which may be declared concerning the Patent Applications or any continuation, division, reissue or reexamination thereof and to cooperate with the Assignee in every way possible in obtaining evidence and going forward with such interference; and

TERME, KESSLER, JOLDSTEIN & FOR ATTOMORY AT LAW 1818 COMMETTION AVEGULE PARMINGTON, G. C. 20036 (102) 466-0600

Page 2 of 3

c. to perform all affirmative acts which may be necessary to obtain a grant of a valid United States patent to the Assignee on any of the Patent Applications and on any continuation, division, reissue or reexamination of any of the Patent Applications.

The Assignor hereby covenant(s) that it has the full right to convey the entire interest herein assigned, and that it has not executed, and will not execute, any agreement in conflict therewith.

Assignor and Assignee hereby grant Robert Greene Sterne, Esquire, Registration No. 28,912, Edward J. Kessler, Registration No. 25,688, Jorge A. Goldstein, Registration No. 29,021, and Samuel L. Fox, Registration No. 30,353 of STERNE, KESSLER, GOLDSTEIN & FOX, 1225 Connecticut Avenue, Washington, D.C. 20036, power to insert on this assignment any further identification which may be necessary or desirable in order to comply with the rules of the United States Patent and Trademark Office for recordation of this document.

IN WITNESS WHEREOF, executed by the Assignor's undersigned representative on the date following the undersigned's name.

S MOS SYSTEMS, INC.

By:

Shuji Kato

Print Name

Executive Vice-President

Title

<u>May 22, 1992</u>

Date

smos/1397-000.asn

ERNE, KESSLER,
LDSTEIN & FOX
ATTORNETS AT LAST
5 CONNECTICUT AVENUE
SHINGTON, O. C. 20036
(201) 466-0600

Page 3 of 3

PATENT REEL: 014201 FRAME: 0432

RECORDED: 12/17/2003