	ON FORM COVE	ER SHEET	U.S. DEPARTMENT OF COMMERC
OMB No OSE1 0027 John Gladiness	ATENTS ON	ILY	U.S. Patent and Trademark Office Docket No. QP1006.US (MP0781)
Tab settings	▼ _ ▼		÷ '
To the Honorable Commissioner of Patents and	Frademarks: Please Recr	ord the attached	original documents or copy thereof.
Name of conveying party(ies): Ologic Corporation.			of receiving party(ies)
	Name:	Marvell interna	ational Ltd.
Additional name of conveying party(ies) attached?		Address:	
3. Nature of conveyance:			
☑ Assignment ☐ Merger		ddress: <u>Canon</u> ctoria Street	's Court
☐ Security Agreement ☐ Change of			State: Bermuda Zip: HM12
Execution Date: November 4, 2005	Additions	al Name(s) & ar	ddress(es) attached? ☐ Yes 🗵 No
If this document is being filed together with a new A. Patent Application No.(s) 10/199,911 Additional numbers attached? Yes No	B. I	Patent No.(s)	
Name and address of party to whom corresponde concerning this document should be mailed:	nce 6. Total ne	umber of applica	ations and patents involved:
Name: Michael D. Wiggins		→e (37 CFR 3.41 ion	1)\$ 40 via attached credit card
Internal Address: Harness, Dickey & Pierce	⊠ Er	inclosed	
	<u></u>		charged to deposit account
Street Address: P.O. Box 828	— į auditionai ti	rees that may be	is hereby authorized to charge any e required or credit any overpayments -0750. A duplicate copy of this sheet is
City: Bloomfield Hills State: MI Zip: 4830		Unphill Have	- O/So. A cuplicate copy of this sheet is
DO	(Attach dup	plicate copy of t	this page if paying by deposit account)
9. Statement and signature.			
To the best of my knowledge and belief, the forego is a true copy of the original document. Michael D. Wiggins	ping information is true	and correct an	
Name of Person Signing	Signature) 	November 14, 2005 Date
Total number of pages in	icluding cover sheet, a	uttachments, ar	nd documents;

Mall documents to be recorded with required cover sheet information to:

Commissioner of Patents & Trademarks, Box Assignments, Washington, D.C. 20231

P.04/11

<u>ASSIGNMENT</u>

For valuable consideration, QLOGIC CORPORATION, a Delaware corporation having place of business at 26650 Aliso Viejo Parkway, Aliso Viejo, California, 92656 ("Assignor") hereby assigns to MARVELL INTERNATIONAL LTD., a corporation organized under the laws of Bermuda and having its registered office at Canon's Court, 22 Victoria Street, Hamilton HM 12, Bermuda ("Assignee"), the entire right, title and interest throughout the world in the inventions and improvements which are the subject of patents or applications for patent listed in Attachment A, this assignment including said patents and applications for patent, any and all United States and foreign patents, utility models, and design registrations granted for any of said inventions or improvements, any reexaminations, extensions, reissues, continuations, and divisions of said patents and applications for patent, any foreign patent applications related to said patents and applications for patent, and the right to claim priority based on the filing date of said patents or applications for patent under the International Convention for the Protection of Industrial Property, the Patent Cooperation Treaty, the European Patent Convention, and all other treaties of like purposes; Assignor authorizes the Assignee to apply in all countries in the name of the inventors or in its own name for patents, utility models, design registrations and like rights of exclusion and for inventors' certificates for said inventions and improvements; and Assignor agrees for itself, its heirs, legal representatives and assigns, without further compensation to perform such lawful acts and to sign such further applications, assignments, preliminary statements and other lawful documents as the Assignee may reasonably request to effectuate fully this assignment.

QLOGIC CORPORATION, a Delaware corporation

Anthony J. Massetti Senior Vice President and

Chief Financial Officer

Date: November 4, 2005

Assignment Page 1 of 8

NB1:667622

Attachment A

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	Cylinder Defect Management System For Data Storage	07/285,808	12/16/1988	4935825	7/19/1990
USA	Buffer Memory Data Flow Controller	08/020,058	2/19/1993	5249271	9/28/1993
USA	Method And Apparatus To Determine The Log Of An Element In Gf(2m) With The Help Of A Small Adjustable Size Table	07/736461	7/26/1991	5313474	5/17/1994
USA	Method And Apparatus For Initializing An ECC Circuit	07/974,158	11/10/1992	5428627	6/27/1995
USA	System And Method For Generating Unique Sector Identifiers For An Identificationless Disk Format	08/372,072	1/12/1995	5627695	5/6/1997
USA	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	09/096,709	6/12/1998	6092231	7/18/2000
CA	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	2333386	5/27/1999		
EP	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	925959	5/27/1999	1090462 B1	8/3/2005
P	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	2000- 551486	5/27/1999		_

Assignment Page 2 of 8

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	Systems And Methods For A Disk Controller Memory Architecture	09/547,567	4/12/2000	6330626	12/11/200
USA	Method For Context Switching With A Disk Controller	09/548,330	4/12/2000	6401149	6/4/2002
CA	Systems And Methods For A Disk Controller Memory Architecture	2370596	5/5/2000		
EP	Systems And Methods For A Disk Controller Memory Architecture	930436	5/5/2000		
JP	Systems And Methods For A Disk Controller Memory Architecture	2000615882	5/5/2000		
KR	Systems And Methods For A Disk Controller Memory Architecture	102001- 7014078		-	
PCT	Systems And Methods For A Disk Controller Memory Architecture	PCTUS0012 433	5/5/2000		
USA	Circuit And Method For Monitoring Sector Transfers To And From Storage Medium	09/243,295	2/2/1999	6487631	11/26/2002
USA	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	09/326,851	6/7/1999	6470461	10/22/2002
CA	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	2375672	6/1/2000		
EP	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	941177	6/1/2000		
P	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	2001502120	6/1/2000		

Assignment Page 3 of 8

Country	Title	Serial No.	Filing Date	Patent No.	Issue Dat
KR	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	102001- 7015758			
PCT	Disk Drive Controller Circuit And Method For Skipping Defective And/Or Undesired Sectors	PCTUS0015 084	6/1/2000		
USA	Methods And Systems For Arbitrating Access To A Disk Controller Buffer Memory By Allocating Various Amounts Of Times To Different Accessing Units	09/275,629	3/24/1999	6530000	3/4/2003
CA -	Arbitration Methods And Systems For Arbitrating Access To A Disk Controller Memory	2364625	3/23/2000		
EP	Arbitration Methods And Systems For Arbitrating Access To A Disk Controller Memory	918322			
P	Arbitration Methods And Systems For Arbitrating Access To A Disk Controller Memory	2000607076	3/23/2000		
īR	Arbitration Methods And Systems For Arbitrating Access To A Disk Controller Memory	102001- 7012114			
CT	Arbitration Methods And Systems For Arbitrating Access To A Disk Controller Memory	PCTU\$0007 780	3/23/2000		
SA	Disk Controller Configured To Perform Out Of Order Execution Of Write Operations	09/643,636	8/22/2000	6826650	11/30/2004
SA	Disk Controller Configured To Perform Out Of Order Execution Of Write Operations	10/920,881	8/18/2004		

Assignment Page 4 of 8

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
EP	Disk Controller Configured To Perform Out Of Order Execution of Write Operations	958970	7/17/2001		_
JP	Disk Controller Configured To Perform Out Of Order Execution Of Write Operations	2002521285	7/17/2001		
KR	Disk Controller Configured To Perform Out Of Order Execution Of Write Operations	10-2003- 7002436			
PCT	Disk Controller Configured To Perform Out Of Order Execution of Write Operations	PCTUS0122 404	7/17/2001		
USA	Controller For A Disk Drive And Method For Writing Onto And Reading From A Disk	09/049,157	3/26/1998		
PCT	Controller For A Disk Drive And Method For Writing Onto And Reading From A Disk	PCTUS9906 635	3/26/1999		_
JSA	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	09/085,765	5/27/1998		
PCT	Circuit And Method For Rapid Checking Of Error Correction Codes Using Cyclic Redundancy Check	PCTUS9911 819	5/27/1999		
JSA	System And Method For In-Line Error Correction For Storage Systems	10/199,911	7/19/2002	6961877	Nov-01, 2005
SA	Method And System For Using An Interrupt Controller In An Embedded Disk Controller	10/384,991	3/10/2003		

Assignment Page 5 of 8

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	Method And System For Automatic Time Base Adjustment For Disk Drive Servo Controllers	10/384,992	3/10/2003		_
USA	Method And System For Embedded Disk Controllers	10/385,022	3/10/2003		
USA	Method And System For Supporting External Serial Port Devices Using A Serial Port Controller In Embedded Disk Controllers	10/385,039	3/10/2003		
U\$A	Method And System For Monitoring Embedded Disk Controller Components	10/385,042	3/10/2003		
USA	Method And System For Using An External Bus Controller In Embedded Disk Controllers	10/385,056	3/10/2003		
USA	Method And System For Collecting Servo Field Data From Programmable Devices In Embedded Disk Controllers	10/385,405	3/10/2003		
USA	System And Method For Performing Parity Checks In Disk Storage Systems	10/429,495	5/5/2003		
USA	System And Method For Transferring Data In Storage Controllers	10/619,954	7/15/2003		
JSA	System And Method For Using Tap Controllers	10/686,151	10/15/2003		<u> </u>
JSA	System And Method For Concatenating Data	10/761,786	1/21/2004		<u> </u>

Assignment Page 6 of 8

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	Method And System For Head Position Control In Embedded Disk Drive Controllers	10/793,207	3/4/2004	_	
USA	Servo Controller Interface Module For Embedded Disk Controllers	10/796,727	3/9/2004		
USA	Integrated Memory Controller	10/867,113	6/14/2004	<u> </u>	<u> </u>
USA	System And Method For Reading And Writing Data Using Storage Controllers	10/878,803	6/28/2004		
USA	System And Method For Transferring Data Using Storage Controllers	10/893,822	7/19/2004		
USA	System And Method For Transmitting Data In Storage Controllers	10/894,143	7/19/2004		_
USA	Dynamic WWN Storage Module For Storage Controllers	10/894,144	7/19/2004		
JSA	System And Method For Controlling Buffer Memory Overflow And Underflow In Storage Controllers	10/894,208	7/19/2004		
JSA	Power Save Module For Storage Controllers	10/965,468	10/13/2004		
JSA	System And Method For Conducting BIST Operations	10/983,944	11/8/2004		
ISA	Method And System For Processing Frames In Storage Controllers	10/989,060	11/15/2004		
SA	Method And System For Performing CRC	11/056,320	2/11/2005		

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	Method And System For Read Gate Timing Control For Storage Controllers	11/099,746	4/6/2005		
PCT	Method And System Embedded Disk Controllers	PCTUS0407	3/9/2004		_

Assignment Page 8 of 8

PATENT REEL: 017017 FRAME; 0039 11

****** FACSIMILE COVER SHEET ***** NOV-14-2005 13:56

	Message To:
 	≊ 91571273Ø14Ø
	Message From:
 	HARNESS DICKEY PIERCE

11 Page(s) Following This Cover Page

RECORDED: 11/14/2005