

PATENT ASSIGNMENT

Electronic Version v1.1

Stylesheet Version v1.1

SUBMISSION TYPE:

NEW ASSIGNMENT

NATURE OF CONVEYANCE:

ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
TimeLab Corporation	11/07/2006

RECEIVING PARTY DATA

Name:	Altera Corporation
Street Address:	101 Innovation Drive
City:	San Jose
State/Country:	CALIFORNIA
Postal Code:	95134

PROPERTY NUMBERS Total: 18

Property Type	Number
Patent Number:	7106115
Application Number:	10964777
Application Number:	11044336
Application Number:	11044315
Application Number:	60543041
Application Number:	11052926
Application Number:	60642505
Application Number:	60683789
Application Number:	11326423
Application Number:	60644024
Application Number:	11332290
Application Number:	60677356
Application Number:	11414225
Application Number:	60690129
Application Number:	60689543

PATENT

500198401

REEL: 018668 FRAME: 0382

OP \$720.00 7106115

Application Number:	60696543
Application Number:	60698940
Application Number:	60807768

**CORRESPONDENCE DATA**

Fax Number: (301)762-4056

*Correspondence will be sent via US Mail when the fax attempt is unsuccessful.*

Phone: 301-424-3640

Email: [epatent@usiplaw.com](mailto:epatent@usiplaw.com)

Correspondent Name: D. Andrew Floam

Address Line 1: 1901 Research Boulevard, Suite 400

Address Line 4: Rockville, MARYLAND 20850

ATTORNEY DOCKET NUMBER:

2053.0109M

NAME OF SUBMITTER:

D. Andrew Floam

**Total Attachments: 4**

source=AssignmenttoAlterafromTimeLab#page1.tif

source=AssignmenttoAlterafromTimeLab#page2.tif

source=AssignmenttoAlterafromTimeLab#page3.tif

source=AssignmenttoAlterafromTimeLab#page4.tif

**EXHIBIT 3.02(b)**

**PATENT ASSIGNMENT**

**ASSIGNMENT AND TRANSFER OF PATENTS**

**WHEREAS**, TimeLab Corporation, a Delaware corporation, with offices at 600 Federal Street, Andover, MA 01810 ("Assignor") owns certain patent applications and/or registrations, as listed in Exhibit A attached hereto and incorporated herein by this reference ("Patents"); and

**WHEREAS**, Altera Corporation, a Delaware corporation, with offices at 101 Innovation Drive, San Jose, CA 95134 ("Assignee"), desires to acquire all of the right, title and interest of Assignor in, to and under the Patents;

**WHEREAS**, Assignor and Assignee have entered into a certain Asset Purchase Agreement, dated as of November 7, 2006 ("Assignment Agreement"), assigning, among other things, all right, title and interest in and to the Patents and in and to the registrations for same from Assignor to Assignee;

**NOW, THEREFORE**, for good and valuable consideration described in the Assignment Agreement, the receipt and sufficiency of which are hereby acknowledged, Assignor does hereby irrevocably sell, assign, transfer and convey unto Assignee all of its right, title and interest in and to the Patents, including all divisions, continuations, continuations-in-part, reexaminations, substitutions, reissues, extensions and renewals of the applications and registrations for the Patents (and the right to apply for any of the foregoing); all rights to causes of action and remedies related thereto (including, without limitation, the right to sue for past, present or future infringement, misappropriation or violation of rights related to the foregoing); and any and all other rights and interests arising out of, in connection with or in relation to the Patents throughout the universe, including without limitation all foreign counterparts and foreign equivalents of any of the foregoing.

Assignor authorizes and requests the patent officials in the United States and in any and all foreign jurisdictions to issue any and all letters patent and foreign counterparts or equivalents thereof to Altera Corporation, as assignee of the entire interest of Assignor therein, and covenants that Assignor has full right to convey the entire interest herein assigned and that Assignor has not executed and will not execute any agreements in conflict herewith.

Assignor further agrees, for itself, its successors and assigns, to execute such further documents and to perform such further lawful acts as may reasonably be required to effectuate this assignment.

IN WITNESS WHEREOF, Assignor has caused this assignment to be duly executed by an authorized officer on this 7th day of November, 2006.

**TIMELAB CORPORATION**

By: Thomas Marmen  
Name: THOMAS MARMEN  
Title: CEO

STATE OF Massachusetts )  
 ) ss.  
COUNTY OF Middlesex )

On November 7, 2006, before me, the undersigned notary public in and for said County and State, personally appeared Thomas Marmen

           personally known to me [or]  
  X   proved to me on the basis of satisfactory evidence

to be the person(s) whose name(s) is subscribed to the within instrument and acknowledged to me that he executed the same in his authorized capacity(ies) and that, by his signature(s) on the instrument, the person(s) or the entity(ies) upon behalf of which the person(s) acted executed the instrument.

**Witness my hand and official seal.**

Maria G. Corcoran  
My commission expires on  
9/25/09

# EXHIBIT A

## PATENTS

Ref No.	Title	Inventor(s)	Filing Date	Application Number	Grant Date	Patent Number	Status
0001US1	Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator	Carley, Allen	6/29/00	US09/607078	4/23/02	US6377094	Granted
0001US2	Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator	Carley, Allen	4/24/02	US10/131606	12/16/03	US6664832	Granted
0001US3	Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator	Carley, Allen	12/2/03	US10/726163			Abandoned
0001US4	Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator	Carley, Allen	9/27/04	US10/951435			Pending
0001P2	Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator	Carley, Allen	10/25/04	US60/614459			Expired
0001US5	Arbitrary Waveform Synthesizer to Generate One or More Arbitrary Waveforms	Carley, Allen	9/30/05	US11/239108	9/12/06	US7106115	Granted
0002P	Clock Distributor Circuit for Maintaining a Phase Relationship between Remote Operating Nodes and a Reference Clock on a Chip	Carley	8/8/02	US60/402031			Expired
0002US	Clock Distributor Circuit for Maintaining a Phase Relationship between Remote Operating Nodes and a Reference Clock on a Chip	Carley	8/7/03	US10/636863			Pending
0003P	Clocktree Tuning Shims and Shims Tuning Method	Mandry	2/25/03	US60/450076			Expired
0003US	Clocktree Tuning Shims and Shims Tuning Method	Mandry	2/24/04	US10/785829			Pending
0006US	Clock and Data Recovery Method and Apparatus	Allen	3/4/04	US10/793149			Pending
0004P	Apparatus and Methods for Securing Information in Storage Media	Allen	7/30/03	US60/491091			Expired
0004US	Apparatus and Methods for Securing Information in Storage Media	Allen	7/30/04	US10/909274			Pending
0011US	Spread Spectrum Clock Signal Generation System and Method	Carley, Allen	10/15/04	US10/964777			Pending
0008US	Delay Circuit for Synchronizing Arrival of a Clock Signal at Different Circuit Board Points	Carley, Allen, Mandry	1/28/05	US11/044336			Pending
0009US	Digitally Programmable Delay Circuit with Process Point Tracking ("Vernier")	Carley, Allen, Mandry	1/28/05	US11/044315			Pending
0014P	High Speed Serializer-Deserializer ("Serdes")	Carley	2/9/04	US60/543041			Expired

{00029611.DOC}

EXHIBIT 3.02(b)

PAGE 3

0014US	High Speed Serializer-Deserializer ("Serdes")	Carley	2/9/05	US11/052926			Pending
0015P	Power Management of Components Having Clock Processing Circuits	Allen	1/11/05	US60/642505			Expired
0015P	Power Management of Components Having Clock Processing Circuits	Allen	5/24/05	US60/683789			Pending
0015US	Power Management of Components Having Clock Processing Circuits	Allen	1/6/06	US11/326423			Pending
0013P	Low Noise Switching Voltage Regulator and Methods for Therefor	Machesney	1/18/05	US60/644024			Expired
0013US	Low Noise Switching Voltage Regulator and Methods for Therefor	Machesney	1/17/06	US11/332290			Pending
0016P	Dense-Tap Transversal Filter With Elementary Coefficients	Machesney	5/24/05	US60/677356			Pending
0016US	Dense-Tap Transversal Filter With Elementary Coefficients	Machesney	5/1/06	US11/414225			Pending
0017P	Splitting Power Domains and Ground Domains for a Digital Clock Integrated Circuit	Carley, Allen, Mandry	6/14/05	US60/690129			Expired
0018P	Frequency Selective Voltage Regulator for Free Running Oscillator Loop	Carley, Allen, Mandry	6/13/05	US60/689543			Expired
0019P	Jitter Built-in-self-test Function for Digital Clock Generator Integrated Circuit	Carley, Allen, Mandry	7/6/05	US60/696543			Expired
0020P	Clock Signal Frequency Adjustment to Reduce Electromagnetic Interference	Carley, Allen	7/14/05	US60/698940			Expired
0021P	Marginable Integrated Circuit Clocking Device for System Development Verification and Operation	Carley, Allen	7/19/06	US60/807768			Pending

{00029611.DOC}

EXHIBIT 3.02(b)

PAGE 4

**PATENT**

**RECORDED: 12/22/2006**

**REEL: 018668 FRAME: 0387**