<u>_</u> [FORM PTO-1595 02 - 15	5-2007	OFFICE OF PUBLIC RECORDS U.S. DEPARTMENT OF COMMERCE HEET 200 United States Patent and Trademark
٥	(Rev. 08/05)		HEET Winited States Patent and Trademark
7	Office OMB No. 0651-0027 (exp. 06/30/2008)		FINALISE SECTION
c.	1033	72829	F III A CONTRACTOR OF THE PARTY
_	To the Director of the U.S. Patent and		cuments or the new address(es) below.
\	1. Name of conveying party(ies):	2. Name and add	ress of receiving party(ies):
J	INTRINSITY, INC. Additional name(s) of conveying party(ies) attached? ☐ Yes ☒ No	Name: SILICON \	ALLEY BANK
	3. Nature of conveyance/Execution Date(s): Execution Date: 01/01/07	Street Address: 30	003 TASMAN DRIVE
		City: SANTA CLA	RA
	☐ Assignment ☐ Merger ☐ Security Agreement ☐ Change of Name ☐ Joint Research Agreement	State: CA	
	Government Interest Assignment	Country: USA	Zip: 95054
	Executive Order 9424, Confirmatory License Other	Additional name(s)	& address(es) attached? Yes No
	4. Application or patent number(s):	This document	is being filed together with a new application.
	A. Patent Application No.(s) 10/177,527 10/177,448 10/738,281 10/738,278	6,911,846 6,069 6,088,830 6,460 6,209,076 6,272 6,360,315 6,175 6,275,841 6,404 ,	6,124,735 6,107,835 6,202,194 6,211,456 ,497 6,118,304 6,429,795 6,295,622 ,134 6,301,600 6,260,131 6,334,183 ,653 6,185,593 6,173,299 6,066,965 ,847 6,334,136 6,347,327 6,288,589 233 6,219,686 6,216,146 6,223,199
			931 6,216,147 6,154,120 6,272,514
02/1	3/2007 DBYRNE 00000001 19 / 38278		632 6,367,065 6,345,381 6,457,170
01 FI	0+8021 / 3160.00 OP \		,642 6,289,497 6,118,716 6,233,707
			,615 6,269,387 6,219,687 6,324,239
	Additional numbers at		
	5. Name and address of party to whom correspondence concerning document should be mailed:	79	f applications and patents involved: 🛛
	Name: Silicon Valley Bank	7. Total fee (37 C	FR 1.21 (h) & 3.41) \$3,160.00
	Internal Address: Loan Collateral HF154	Authorized to Authorized to	be charged by credit card be charged to deposit account

9. Signature:

Zip: 95054

Street Address: 3003 Tasman Drive

Phone Number: (408) 654-4042

Email Address: Idc@svbank.com

Fax Number: (408) 654-6313

City: Santa Clara

State: CA

Total number of pages including cover sheet, attachments, and documents:

None required (government interest not affecting title)

Last 4 Numbers

Expiration Date

Documents to be recorded (including cover sheet) should be faxed to (571) 273-0140, or mailed to: Mail Stop Assignment Recordation Services, Director of the USPTO, P.O. Box 1450, Alexandria, V.A. 22313-1450

a. Credit Card

8. Payment Information

b. Deposit Account Number Authorized User Name

FORM PTO-1595			U.S. DEPARTMENT OF COMMERCE
Rev. 08/05)	Continuation From	page 1	United States Patent and Trademark
Office OMB No. 0651-0027 (exp. 06/30/20	008)		
	PATENT:		
To the Director of the U.S. P	Patent and Trademark Office: Please	record the attached do	ocuments or the new address (es) below.
1. Name of conveying party(ies):		2. Name and add	ress of receiving party(ies):
INTRINSITY, INC.		Name: SILICON \	VALLEY BANK
Additional name(s) of conveying part	hy (ies) attached? Tyes X No.	Internal Address	
3. Nature of conveyance/Executi	on Date(s):	momar / taarees.	
Execution Date: 01/01/07		Street Address: 30	003 TASMAN DRIVE
execution Date. 01/01/01		CH. CANTA CLA	DA
□ Assignment □ Mr	erger	City: SANTA CLA	IKA
	nange of Name	State: CA	
Government Interest Assignme		Country: USA	Zip: 95054
☐ Executive Order 9424, Confirm ☐ Other:	alory License	Additional name(s)	& address (es) attached? Yes No
4. Application or patent number	(s):	☐ This document	t is being filed together with a new application.
A. Patent Application No.(s)		6,252,425 6,18	6,557,021 6,415,405 6,499,044 6,732,346 1,596 6,349,387 6,571,378 6,268,746
		6,956,406 6,45	5,213 6,745,357 6,898,691 7,099,812
		6,728,654 6,71	
			294 6,412,085 6,889,180 7,053,664
			240 6,567,835 6,438,743 6,604,065
	Additional numbers atta		
5. Name and address of party to concerning document should be		6. Total number o	of applications and patents involved: 79
Name: Silicon Valley Bank		7. Total fee (37 CF	FR 1.21 (h) & 3.41) \$3,160.00
Internal Address: COLLATERAL I	HF154		be charged by credit card be charged to deposit account
Street Address: 3003 TASMAN D	DRIVE		d (government interest not affecting title)
City: SANTA CLARA		The required	a (government meneet not anothing and)
State: CA	Zip: 95054	8. Payment Infor	rmation
Phone Number: (408) 919-0310		a. Credit Card	Last 4 Numbers
Fax Number: (408) 654-6313			Expiration Date
		b. Deposit Accou	int Number
Email Address: svaldivia@svb.co	om	Authorized	
Than / taa coo. Stald via work			5-5-5
0 Signatura:			
9. Signature:	Signature		Date
			Total number of pages including cover
Na	me of Person Signing		sheet, attachments, and documents:

Documents to be recorded (including cover sheet) should be faxed to (571) 273-0140, or mailed to:
Mail Stop Assignment Recordation Services, Director of the USPTO, P.O. Box 1450, Alexandria, V.A. 22313-1450

INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement (this "Agreement")dated as of November _____, 2006 (as defined in the Loan Agreement) is between SILICON VALLEY BANK ("Bank") and INTRINSITY, INC., a Texas corporation ("Grantor").

RECITALS

- Bank will make advances to Grantor ("Loans") as described in that certain Loan and Security Agreement dated as of even date herewith (as the same may from time to time be further amended, modified, supplemented or restated, the "Loan Agreement"). Capitalized terms not otherwise defined herein shall the meaning set forth in the Loan Agreement.
- Bank's agreement to make such advances is subject to, among other things, Grantor's granting to В. Bank a security interest in Grantor's Copyrights, Trademarks, Patents, and Mask Works and other intellectual property (the "Intellectual Property Collateral").
- Grantor has granted Bank a security interest in all of its right, title and interest, presently existing or later acquired to all the Collateral.

AGREEMENT

Grantor grants Bank a security interest in all of its right, title and interest in its Intellectual Property Collateral (such as the Copyrights, Patents, Trademarks and Mask Works listed on Schedules A. B. C and D), and all proceeds (such as license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements rights throughout the world and all reissues, divisions, continuations, renewals, extensions and continuations-in-part.

This security interest is granted in conjunction with the security interest granted under the Loan Agreement. Bank's rights and remedies in the security interest are in addition to those in the Loan Agreement and the other Loan Documents, and those available in law or equity. Bank's rights powers and interests are cumulative with every right, power or remedy provided here. Bank's exercise of its rights, powers or remedies in this Agreement, the Loan Agreement or any other Loan Document, does not preclude the simultaneous or later exercise of any or all other right, power or remedy.

BANK:

SILICON VALLEY BANK

GRANTOR:

INTRINSITY, INC.,

mature)

1

Client-Matter/Subcase	Case	Application	Publication	Detect	C
Country Name	Туре	Number/Date	Number/Date	Patent Number/Date	Status Expiration Date
1876-0101/0	ORD	09/209,967		6,124,735	Granted
United States of America		10-Dec-1998		26-Sep-2000	10-Dec-2018
			Title: Method and Apparate Isolation	is for a N-Nary Logic Circ	cuit Using Capacitance
31876-0102/0	ORD	09/209,207	Name -	6,107,835	Granted
United States of America		10-Dec-1998		22-Aug-2000	10-Dec-2018
			Title: Operation-Independe	nt Power Consumption	
31876-0103/0	ORD	09/073,478		6,202,194	Granted
United States of America		06-May-1998		13-Mar-2001	06-May-2018
			Title: Method and Apparatu	s for Routing 1 of N Sign	als
31876-0104/0	ORD	09/073,479		6,211,456	Granted
United States of America		06-May-1998		03-Apr-2001	06-May-2018
			Title: Method and Apparatu	us for Routing 1 of 4 Signa	ils
31876-0106/0	ORD	09/019,278		6,911,846	Granted
United States of America		05-Feb-1998		28-Jun-2005	07-Aug-2021
			Title: Method and Apparatu	s for a 1 of N Signal	
31876-0107/0	ORD	09/019,244		6,069,497	Granted
United States of America		05-Feb-1998		30-May-2000	05-Feb-2018
			Title: Method and Apparatu	s for an N-Nary Logic Cir	rcuit Using 1 of N Signa
31876-0108/0	ORD	09/179,330		6,118,304	Granted
United States of America		27-Oct-1998		12-Sep-2000	27-Oct-2018
			Title: Method and Apparatu	s for Logic Synchronization	on
31876-0109/1	ORD	09/206,905		6,429,795	Granted
United States of America		07-Dec-1998		06-Aug-2002	07-Dec-2018
			Title: Method and Apparatu into Test Stimulus Pa encoded Inputs	is for Transforming Pseudo tterns Appropriate for Circ	orandom Binary Patterns ouits Having I of N
31876-0111/1	ORD	09/206,900		6,295,622	Granted
United States of America		07-Dec-1998		25-Sep-2001	07-Dec-2018
			Title: Method and Apparatu into Test Stimulus Pa encoded Inputs	is for Transforming Pseudo tterns Appropriate for Circ	orandom Binary Patterns ouits Having I of N
21876 0112/0	ORD	09/124,207		6,088,830	Granted
31876-0112/0 United States of America	J	28-Jul-1998		11-Jul-2000	28-Jul-2018
Ottime present to version-			Title: Method and Apparati	is for Speed Detection Cir	cuitry

Wednesday Ushuay 03.02					
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0113/1	ORD	09/181,406		6,460,134	Granted
United States of America		28-Oct-1998	Title: A Method and Appa	01-Oct-2002 aratus for a Late Pipeline En	28-Oct-2018 hanced Floating Point Unit
31876-0117/1	ORD	09/195,752		6,301,600	Granted
United States of America		18-Nov-1998		09-Oct-2001	18-Nov-2018
			Title: Method and Appara Adder/Subtractor	itus for a Dynamic Partition	able Saturating
31876-0118/1	ORD	09/195,779		6,260,131	Granted
United States of America		18-Nov-1998		10-Jul-2001	18-Nov-2018
			Title: Method and Appara	itus for TLB Memory Order	ing
31876-0120/1	ORD	09/195,757		6,334,183	Granted
United States of America		18-Nov-1998	Tister Method and America	25-Dec-2001	18-Nov-2018
			Itte: Method and Appara	atus for Partial Register Wri	te Handling
31876-0121/1	ORD	09/122,504		6,209,076	Granted
United States of America		24-Jul-1998	Title: Method and Appara	27-Mar-2001 atus for Two Stage Address	24-Jul-2018 Generation
			2,000 · · · · · · · · · · · · · · · · · ·		
31876-0123/1	ORD	09/191,813		6,272,653	Granted
United States of America		13-Nov-1998	Tide, Method and Anner	07-Aug-2001	13-Nov-2018
			Title: Method and Appara	atus for Built-In Self-Test o	Logic Circuitry
31876-0125/1	ORD	09/120,775		6,185,593	Granted
United States of America		22-Jul-1998	mer Made de distance	06-Feb-2001	22-Jul-2018
				atus for Parallel Normalizati ting Point Arithmetic Opera	
31876-0126/0	ORD	09/120,771		6,173,299	Granted
United States of America		22-Jul-1998		09-Jan-2001	22-Jul-2018
			Title: A Method and App Normalization and Operations	paratus for Selecting an Inter Rounding Technique for Fl	mediate Result for Parallel oating Point Arithmetic
7107/ 0127/0	ORD	09/019,355		6,066,965	Granted
31876-0127/0 United States of America		05-Feb-1998		23-May-2000	05-Feb-2018
Ciliad Ciliad			Title: Method and Appar	ratus for an N-Nary Logic C	ateur Osing 1 of 4 Signals
21027 0170/1	ORD	09/373,516		6,360,315	Granted
31876-0129/1 United States of America	0,0	12-Aug-1999		19-Mar-2002	12-Aug-2019 Assignment Code
Camba Caller at the call			Title: Method and Appa	ratus that Supports Multiple	

vedlesday (1510 8 -7-03-20	n y		Parent US		Page 1	
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date	
31876-0130/0	ORD	09/120,814 22-Jul-1998		6,175,847 16-Jan-2001	Granted 22-Jul-2018	
United States of America		22-Jui-1996	Title: Shifting for Parallel Point Arithmetic Op	Normalization and Roundin		
31876-0131/0	ORD	09/209,935		6,334,136	Granted	
United States of America		11-Dec-1998	Title: Dynamic 3-Level Pa	25-Dec-2001 artial Result Merge Adder	11-Dec-2018	
31876-0132/0	ORD	09/206,830		6,347,327	Granted	
United States of America		07-Dec-1998	Title: Method and Appara	12-Feb-2002 tus for N-nary Incrementor	07-Dec-2018	
31876-0133/0	ORD	09/179,745		6,288,589	Granted	
United States of America		27-Oct-1998	Title: Method and Appara	11-Sep-2001 tus for Generating Clock Si	27-Oct-2018 ignals	
31876-0134/0	ORD	09/181,405		6,275,838	Granted	
United States of America		28-Oct-1998	14-Aug-2001 28-Oct-2018 Title: A Method and Apparatus for an Enhanced Floating Point Unit with Graphics and Integer Capabilities			
31876-0135/0	ORD	09/207,806		6,104,642	Granted	
United States of America		09-Dec-1998	Title: Method and Appara	15-Aug-2000 itus for 1 of 4 Register File	09-Dec-2018 Design	
31876-0136/0	ORD	09/210,408		6,289,497	Granted	
United States of America		11-Dec-1998	Title: Method and Appara	11-Sep-2001 atus for N-nary Hardware D	11-Dec-2018 Description Language	
31876-0137/0	ORD	09/150,389		6,118,716	Granted	
United States of America		09-Sep-1998	Title: Method and Appara	12-Sep-2000 atus for an Address Trigger	09-Sep-2018 ed RAM Circuit	
31876-0139/0	ORD	09/179,626		6,233,707	Granted 27-Oct-2018	
United States of America		27-Oct-1998	Title: Method and Appara Tested when Stopp	15-May-2001 atus that Allows the Logic S ing or Starting the Logic G	State of a Logic Gate to be	
	ORD	09/405,618		7,031,897	Granted	
31876-0140/0 United States of America		24-Sep-1999	Title: Software Modeling Values	18-Apr-2006 g of Logic Signals Capable	13-Mar-2021 of Holding More than Two	

Vednesday (January 03, 20	97		Astronol Astro		Page
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
1876-0144/0	ORD	09/120,776		6,151,615	Granted
Inited States of America		22-Jul-1998	Title: A Method and Appa Parallel Normalization Arithmetic Operation	on and Rounding Technique	
1876-0145/0	ORD	09/206,463		6,269,387	Granted
Inited States of America		07-Dec-1998	Title: Method and Apparat	31-Jul-2001 cus for a 3-Stage 32-Bit Add	07-Dec-2018 er
1876-0146/0	ORD	09/150,720	·	6,219,687	Granted
United States of America		10-Sep-1998	Title: Method and Appara	17-Apr-2001 lus for an N-Nary Sum/HPG	10-Sep-2018 Gate
1876-0147/0	ORD	09/206,539		6,324,239	Granted
United States of America		07-Dec-1998	Title: Method and Appara	27-Nov-2001 tus for a 1 of 4 Shifter	07-Dec-2018
31876-0148/0	ORD	09/186,843		6,275,841	Granted
United States of America		05-Nov-1998	Title: 1 of 4 Multiplier	14-Aug-2001	05-Nov-2018
31876-0149/0	ORD	09/123,742		6,404,233	Granted
United States of America		28-Jul-1998	Title: Method and Appara	11-Jun-2002 itus for Logic Circuit Transi	28-Jul-2018 tion Detection
31876-0150/0	ORD	09/150,717	,	6,219,686	Granted 10-Sep-2018
United States of America		10-Sep-1998	Title: Method and Appara	17-Apr-2001 atus for an N-nary Sum/HPC	•
31876-0151/0	ORD	09/150,829		6,216,146	Granted 10-Sep-2018
United States of America		10-Sep-1998	Title: Method and Appara	10-Apr-2001 atus for an N-Nary Adder G	
31876-0152/0	ORD	09/150,575		6,223,199	Granted 10-Sep-2018
United States of America		10-Sep-1998	Title: Method and Appar	24-Apr-2001 atus for an N-nary HPG Gat	
31876-0153/0	ORD	09/150,162		6,069,836 30-May-2000	Granted 09-Sep-2018
United States of America		09-Sep-1998	Title: Method and Appar Generation	ratus for a RAM Circuit hav	

Wednesday, Janua, y03,20	ĸŌŢ/		Batear Ust		Pages
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0154/0 United States of America	ORD	09/150,258 09-Sep-1998		6,046,931 04-Apr-2000	Granted 09-Sep-2018
			Title: Method and Apparate	us for a RAM Circuit Havi	ng N-Nary Output Interfac
31876-0156/0	ORD	09/206,906 07-Dec-1998		6,216,147	Granted 07-Dec-2018
United States of America		07-060-1998	Title: Method and Apparat	10-Apr-2001 us for an N-Nary Magnitud	
31876-0157/0	ORD	09/206,631		6,154,120	Granted
United States of America		07-Dec-1998	Title: Method and Apparat	28-Nov-2000 tus for an N-nary Equality (07-Dec-2018 Comparator
					•
31876-0159/0 United States of America	ORD	09/195,751 18-Nov-1998		6,272,514 07-Aug-2001	Granted 18-Nov-2018
Onned States of America		10-1104-1550	Title: Method and Apparat Boundaries	_	
31876-0160/0	ORD	09/195,024		6,301,597	Granted
United States of America		18-Nov-1998	Title: Method and Apparat	09-Oct-2001 tus for Saturation in an N-r	18-Nov-2018 nary Adder/Subtractor
31876-0161/0	ORD	09/195,758		6,370,632	Granted
United States of America	•	18-Nov-1998		09-Apr-2002	18-Nov-2018
			Title: Method and Appara Hierarchical Memor		al Memory Model in
31876-0162/0	ORD	09/210,410		6,367,065	Granted
United States of America		11-Dec-1998	Title: Method and Appara	02-Apr-2002	it Design Tool with
			Precharge Circuit E	valuation	253.8 100
31876-0163/0	ORD	09/210,024		6,345,381	Granted
United States of America		11-Dec-1998	Title: Method and Appara	05-Feb-2002 itus for a Logic Circuit Des	11-Dec-2018 sign Tool
				6,457,170	Granted
31876-0164/0	ORD	09/373,840 13-Aug-1999		24-Sep-2002	13-Aug-2019
United States of America		13-1148 1777	Title: Software System B Users in a Software	uild Method and Apparatus Development Environmen	s that Supports Multiple nt
	ORD	09/406,016		6,594,803	Granted
31876-0165/1 United States of America	ORD	24-Sep-1999	Title: Method and Appar Monitor	15-Jul-2003 eatus that Reports Multiple	24-Sep-2019 Status Events with a Single

Wednesday, January 03,200	A.	1 T- 1	aren al distribution		Page 16
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0167/0	CON	09/291,659		6,115,294	Granted
United States of America		14-Apr-1999	Title: Method and Apparatu	05-Sep-2000 s for Multi-bit Register Cell	09-Dec-2018
31876-0171/1	ORD	09/468,760		6,412,085	Granted
United States of America		21-Dec-1999	Title: Method and Apparatu Initializes the Logic in	25-Jun-2002 s for a Special Stress Mode nto a Functionally Illegal St	
31876-0172/0	ORD	09/406,017		6,889,180	Granted
United States of America		24-Sep-1999	mist. Marthaud and Ammana	03-May-2005	13-Mar-2021
			Title: Method and Apparatu Event to a Database	is for a Monitor that Detects	s and Reports a Status
31876-0173/2	CON	10/300,289	US20040006753	7,053,664	Allowed
United States of America		20-Nov-2002	08-Jan-2004	30-May-2006	22-Mar-2024
			Title: Null Value Propagati	on for FAST14 Logic	
31876-0174/0	CIP	09/468,972		6,271,683	Granted
United States of America		21-Dec-1999	Title: Dynamic Logic Scan	07-Aug-2001 Gate Method and Apparatu	21-Dec-2019 us
31876-0178/1	ORD	09/496,008		6,622,240	Granted
United States of America		01-Feb-2000		16-Sep-2003	01-Feb-2020
			Title: Method and Apparat	us for Pre-Branch Instructio	n
31876-0181/1	ORD	09/398,618		6,567,835	Granted
United States of America		17-Sep-1999	Title: Method and Apparat	20-May-2003 us for a 5:2 Carry-Save-Add	17-Sep-2019 der (CSA)
			Title: Mondo and Apparat	us for a 5.2 Curry Suve free	
31876-0182/0	ORD	09/374,588		6,438,743	Granted
United States of America		13-Aug-1999	Title: Method and Apparate a Networked Softwa	20-Aug-2002 tus for Object Cache Registr re Development Environme	13-Aug-2019 ration and Maintenance in ent
	ORD	09/405,474		6,604,065	Granted
31876-0183/0 United States of America	UKD	24-Sep-1999		05-Aug-2003	24-Sep-2019
Omica dates of randomi-			Title: Multiple-State Simu	lation for Non-Binary Logi	c
	PCT	EP19990951988	EP1135859	EP1135859	Granted
31876-0185/2 European Patent Convention	FCI	12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
European Faloni Con			Title: Method and Appara	tus for Logic Synchronizati	

Vednesory Tanuary 0:31/16 Vednesory Tanuary 0:31/16	7				Pag
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
1876-0185/2	EPC	EP19990951988	EP1135 859	EP1135859	Granted
rance		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparate	us for Logic Synchronization	on
11876-0185/2	EPC	EP19990951988	EP1135 859	EP1135859	Granted
Germany		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparate	us for Logic Synchronization	חכ
31876-0185/1	PCT	2000-578908			Pending
apan		12-Oct-1999			
			Title: Method and Apparat	us for Logic Synchronization	on
31876-0185/2	EPC	EP19990951988	EP1135859	EP1135859	Granted
United Kingdom		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparat	us for Logic Synchronization	on
31876-0189/1	ORD	09/527,653		6,557,021	Granted
United States of America		17-Mar-2000		29-Apr-2003	17-Mar-2020
			Title: Rounding Anticipate	or for Floating Point Operat	ions
31876-0190/0	CIP	09/468,759		6,415,405	Granted
United States of America		21-Dec-1999		02-Jul-2002	21-Dec-2019
			Title: Method and Apparate Embedded Scan Gat		d Dynamic Logic Usin
31876-0194/1	ORD	09/546,412		6,499,044	Granted
United States of America	OND	10-Apr-2000		24-Dec-2002	10-Apr-2020
Office Builds of Fundament		•	Title: Leading Zero/One A	Anticipator for Floating Pois	nt Operations
31876-0199/1	ORD	10/155,042	2002/0178428	6,732,346	Granted
United States of America	0,112	24-May-2002	28-Nov-2002	04-May-2004	12-Oct-2022
Omned States Stylemens			Title: Generation of Route	Rules	
31876-0206/1	PCT	EP19990966138	EP1236278		Published
European Patent Convention	-	10-Jun-2002	04-Sep-2002		to
European : areas			Title: Method and Appara	itus for an N-Nary Logic Ci	rcuit
31876-0206/2	PCT	2001-543857	2004-524713		Published
		09-Jun-2002	12-Aug-2004	for on \$1 More I agin C	ircuit
Japan			Title: Method and Appara	atus for an N-Nary Logic C	
				6,252,425	Granted
200000000000000000000000000000000000000	CON	09/458,763			በና E≈F~JUIS
31876-0217/0 United States of America	CON	09/458,763 10-Dec-1999		26-Jun-2001 atus for an N-Nary Logic C	05-Feb-2018

	xoomoonoomaa:::i	HUDIROGRAMMANIAN HARRIST HARRIST		Multiplinian in the contraction of the contraction	mancel bire data la babah menanggan panc
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
1876-0219/0	DIV	09/458,766		6,181,596	Granted
Inited States of America		10-Dec-1999		30-Jan-2001	09-Sep-2018
			Title: Method and Apparatu	s for a RAM Circuit Havi	ng N-Nary Output Interfac
11876-0221/0	CON	09/503,397		6,349,387	Granted
United States of America		14-Feb-2000		19-Feb-2002	28-Jul-2018
			Title: Dynamic Adjustment	of the Clock Rate in Logi	c Circuits
31876-0223/0	CON	09/587,729		6,571,378	Granted
United States of America		05-Jun-2000		27-May-2003	10-Dec-2018
			Title: Method and Apparatu	is for a N-Nary Logic Circ	cuit Using Capacitance
31876-0224/0	CON	09/586,638		6,268,746	Granted
United States of America	00.	05-Jun-2000		31-Jul-2001	27-Oct-2018
			Title: Method and Apparate	us for Logic Synchronizat	ion
31876-0230/1	ORD	10/187,879	US20030110404	6,956,406	Granted
United States of America		02-Jul-2002	12-Jun-2003	18-Oct-2005	11-Nov-2023
			Title: Static Storage Eleme	nt for Dynamic Logic	
31876-0232/1	ORD	09/844,686	2002/0067187	6,445,213	Granted
United States of America		27-Apr-2001	06-Jun-2002	03-Sep-2002	27-Apr-2021
			Title: Method and Apparat Delay Targets Using		nic Logic Block Propagati
	CIP	09/901,411	2001/0039635	6,745,357	Granted
31876-0233/0 United States of America	CIP	09-Jul-2001	08-Nov-2001	01-Jun-2004	20-Feb-2021
United States of America		0, 54, 200.	Title: Dynamic Logic Scar	a Gate Method and Appar	atus
	ORD	10/164,040	2002/0198911	6,898,691	Granted
31876-0245/2 United States of America	OKD	06-Jun-2002	26-Dec-2002	24-May-2005	27-Sep-2023
United States of Afficia			Title: Rearranging Data B Processor	etween Vector and Matrix	Forms in a SIMD Matrix
	ORD	10/177,527	2003/0046645		Published
31876-0262/1 United States of America		21-Jun-2002	06-Mar-2003	_	s Marchine Banad Man
United States of Affiction			Title: Monitor Manager th Instances in a Digit	nat Creates and Executes S al Simulation	State Machine-Based Mon
		00/0// 040	2002/0040285	7,099,812	Granted
31876-0263/1	ORD	09/966,049 28-Sep-2001	04 Amr 2002	29-Aug-2006	08-May-2024
United States of America		20-36p-2001	mus Caid shot Tracks th	e Occumence of a N-Diments in a Simulation Using	ensional Matrix of a Linear Index

Wednesday, January, 03, 200	7		Pateni Tist :		
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0264/1	ORD	09/965,945	2003/0023396	6,728,654	Granted
United States of America		28-Sep-2001	30-Jan-2003	27-Apr-2004	03-Apr-2022
			Title: Random Number Inde Software Call Sequen	•	tus that Eliminates
31876-0265/1	ORD	10/186,770	2003/0042935	6,714,045	Granted
United States of America		01-Jul-2002	06-Mar-2003	30-Mar-2004	01-Jul-2022
			Title: Static Transmission o	fFAST14 Logic 1 of N S	ignals
31876-0267/0	ORD	10/177,448	2003/0122584		Published
United States of America		21-Jun-2002	03-Jul-2003		
			Title: Software Program that a Linear Index	at Transforms an N-Dimer	sional Matrix of Integers to
31876-0274/1	ORD	10/738,281	US20040139423		Published
United States of America		16-Dec-2003	15-Jul-2004		
			Title: Expansion Syntax		
31876-0275/1	ORD	10/738,278	2005/0060128-A1		Published
United States of America		16-Dec-2003	17-Mar-2005		
Title: Physical Realization of Dyn Partitioning				of Dynamic Logic Using	Parameterized Tile

EXHIBIT C

Trademarks

Description

Registration/Application
Number

Registration/Application <u>Date</u>

1

				<u> </u>
Frademark	Client-Matter/Subcase Country Name	Status Class(es)	Application Number/Date	Registration Number/Date
DAPTIVE SIGNAL PROCESSOR	31876-0269/	Registered	78/114,358	2,708,216
	United States of America	009	12-Мат-2002	15-Apr-2003
Build14	31876-0283/	Allowed	78/465,981	
	United States of America	009, 041	11-Aug-2004	
AST14	31876-0261/	Registered	78/065,724	2,738,968
	United States of America	009	25-May-2001	15-Jul-2003
ASTCORE	31876-0288/0	Pending	78/933,918	
•	United States of America	009	20-Jul-2006	
FASTMATH	31876-0268/	Registered	78/114,059	2,780,706
	United States of America	009	11-Mar-2002	04-Nov-2003
FASTMATH-LP	31876-0278/	Registered	78/252,134	2,906,315
	United States of America	009, 016	20-May-2003	30-Nov-2004
FASTWARE	31876-0289/0	Pending	78/934,524	_
	United States of America	009	21-Jul-2006	
Finish 14	31876-0284/	Allowed	78/466,651	
	United States of America	009, 041	12-Aug-2004	
IN	31876-0227/	Registered	78/007,766	2,801,275
	United States of America	009	11-May-2000	30-Dec-2003
IN .	31876-0228/	Registered	78/032,605	2,832,962
	United States of America	009	26-Oct-2000	13-Apr-2004
INTRINSITY	31876-0220/	Registered	75/895,354	2,769,500
	United States of America	009	13-Jan-2000	30-Sep-2003
INTRINSITY	31876-0225/	Registered	78/007,731	2,728,084
MAIN MAIN AND AND AND AND AND AND AND AND AND AN	United States of America	009	11-May-2000	17-Jun-2003
INTRINSITY	31876-0226/	Registered	78/007,760	2,748.597
ENTERNOTE A	United States of America	009	11-May-2000	05-Aug-2003
ION RING	31876-0270/	Registered	78/119,352	2,765,942
ION RUNO	United States of America	009	03-Apr-2002	16-Sep-2003
NIDI	31876-0246/	Registered	78/065,636	2,799,110
NDL	United States of America	009	24-May-2001	23-Dec-2003

yednesday Danuary 03, 200	Aradeneak liss				
rademark	Client-Matter/Subcase Country Name	Status Class(es)	Application Number/Date	Registration Number/Date	
Plan14	31876-0285/	Allowed	78/466,678		
	United States of America	009, 04 1	12-Aug-2004		
Sim14	31876-0286/	Allowed	78/466,709		
	United States of America	009, 041	12-Aug-2004		

EXHIBIT A

Copyrights

Description

Registration/Application
Number

Registration/Application <u>Date</u>

NONE

٦

EXHIBIT B

Patents

Registration/Application

<u>Number</u>

Registration/Application <u>Date</u>

1

EXHIBIT D

Mask Works

Description

Registration/Application
Number

Registration/Application <u>Date</u>

NONE

2