

PATENT ASSIGNMENT

Electronic Version v1.1

Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
Virtual Silicon Technology, Inc.	03/30/2005
RECEIVING PARTY DATA	
Name:	Stellar Kinetics LLC
Street Address:	2215-B Renaissance Drive, Suite 5
City:	Las Vegas
State/Country:	NEVADA
Postal Code:	89119
PROPERTY NUMBERS Total: 1	
Property Type	Number
Application Number:	11654492
CORRESPONDENCE DATA	
Fax Number:	(503)439-6558
<i>Correspondence will be sent via US Mail when the fax attempt is unsuccessful.</i>	
Phone:	503-439-6500
Email:	jflynn@bltg-ip.com
Correspondent Name:	Berkeley Law & Technology Group LLP
Address Line 1:	1700 NW 167th Place, Suite 240
Address Line 2:	Attn: Julianne Flynn
Address Line 4:	Beaverton, OREGON 97006
ATTORNEY DOCKET NUMBER:	012.P26005RE
NAME OF SUBMITTER:	Julianne Flynn
Total Attachments: 6 source=JJF_012P26005RE_2#page1.tif source=JJF_012P26005RE_2#page2.tif source=JJF_012P26005RE_2#page3.tif	

CH \$40.00 11654492

500239289

PATENT
REEL: 019011 FRAME: 0665

source=JJF_012P26005RE_2#page4.tif

source=JJF_012P26005RE_2#page5.tif

source=JJF_012P26005RE_2#page6.tif

PATENT

REEL: 019011 FRAME: 0666

Exhibit B**ASSIGNMENT OF PATENT RIGHTS**

For good and valuable consideration, the receipt of which is hereby acknowledged, Virtual Silicon Technology, Inc. having offices at 2215-B Renaissance Drive, Suite 5, Las Vegas, NV 89119, ("**Assignor**"), does hereby sell, assign, transfer and convey unto Stellar Kinetics LLC, a Nevada limited liability company, having an office at 2215-B Renaissance Drive, Suite 5, Las Vegas, NV 89119 ("**Assignee**") or its designees, all of Assignor's right, title and interest in and to the patent applications and patents listed below, any patents, registrations, or certificates of invention issuing on any patent applications listed below, the inventions disclosed in any of the foregoing, any and all counterpart United States, international and foreign patents, applications and certificates of invention based upon or covering any portion of the foregoing, and all reissues, re-examinations, divisionals, renewals, extensions, provisionals, continuations and continuations-in-part of any of the foregoing (collectively "**Patent Rights**");

<u>Patent or Application No.</u>	<u>Country</u>	<u>Filing Date</u>	<u>Title and Inventor(s)</u>
60/154,155	US	9/15/1999	Simple method for forming an EEPROM cell together with transistors for peripheral circuits; by John Caywood; Gregorio Spadea
6,451,652	US	09/07/2000	Method for forming an EEPROM cell together with transistor for peripheral circuits; by John Caywood; Gregorio Spadea
60/244,620	US	10/30/2000	EEPROM and flash memory; by Albert Bergemont; Greg Spadea
6,606,265	US	10/30/2001	Common source EEPROM and flash memory; by Albert Bergemont; Gregorio Spadea
PCT/US01/45319	WO	10/30/2001	Common source EEPROM and flash memory; by Albert Bergemont; Gregorio Spadea
01 993 004.9	EP	10/30/2001	

Document Id: Virtual Silicon purch agmt 3-25-05

60/323,612	US	9/19/2001	Non-volatile memory element; by Glen Rosendale
6,809,965	US	09/18/2002	Control circuitry for a non-volatile memory; by Glen Arnold Rosendale
PCT/US02/30043	WO	9/19/2002	Control circuitry for a non-volatile memory; by Glen A. Rosendale
NL-192309	TW		
60/323,574	US	9/19/2001	Methodology to optimize CMOS ASIC library copper power bus widths
6,687,880	US	09/16/2002	Integrated circuit having a reduced spacing between a bus and adjacent circuitry; by Billie Jean Rivera; William Gordon Walker
PCT/US02/29572	WO	9/17/2002	Integrated circuit having a reduced spacing between a bus and adjacent circuitry; by Billie Jean Rivera; William Gordon Walker
60/373,744	US	4/17/2002	Low power 5-volt input buffer; by Mike McManus; Byungha Joo
6,844,770	US	04/16/2003	Circuitry to provide a low power input buffer; by Michael J. McManus
PCT/US03/12142	WO	4/17/2003	Circuitry to provide a low power input buffer; by Michael J. McManus

6,657,880	US	12/04/2002	SRAM bit line architecture; by John M. Callahan
60/291,457	US	5/15/2001	High voltage N-channel LDMOS devices built in a deep submicron CMOS process; by Greg Spadea
PCT/US02/15456	WO	5/14/2002	High voltage N-channel LDMOS devices built in a deep submicron CMOS process; by Gregorio Spadea
10/147,329	US	5/15/2002	High Voltage N-Channel LDMOS Devices Built in a Deep Submicron CMOS; by Gregorio Spadea
60/393,088	US	6/27/2002	3.3V 0.13um process high speed comparator of very wide common mode input differential signal; by Olivier Saint-Luc; Jackie Chu
10/609,006	US	6/26/2003	Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit; by Olivier A. Saint-Luc; Jackie Chu
PCT/US03/20253	WO	6/27/2003	Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit; by Olivier A. Saint-Luc; Jackie Chu

10/417,791	US	4/16/2003	[title not provided]
------------	----	-----------	----------------------

Except for US patent 6,451,652, which is co-owned by The John Millard and Pamela Ann Caywood 1989 Revocable Living Trust, Assignor represents, warrants and covenants that: (i) it is the sole owner, assignee and holder of record title to the Patent Rights identified above, (ii) it has obtained and properly recorded previously executed assignments for all patent applications and patents identified above as necessary to fully perfect its rights and title therein in accordance with governing law and regulations in each respective jurisdiction, and (iii) it has full power and authority to make the present assignment. Assignor shall indemnify and hold harmless Assignee for any breach of the foregoing.

Assignor further agrees to and hereby does sell, assign, transfer and convey unto Assignee all rights: (i) in and to causes of action and enforcement rights for the Patent Rights including all rights to pursue damages, injunctive relief and other remedies for past and future infringement of the Patent Rights, and (ii) to apply in any or all countries of the world for patents, certificates of invention or other governmental grants for the Patent Rights, including without limitation under the Paris Convention for the Protection of Industrial Property, the International Patent Cooperation Treaty, or any other convention, treaty, agreement or understanding. Assignor also hereby authorizes the respective patent office or governmental agency in each jurisdiction to issue any and all patents or certificates of invention which may be granted upon any of the Patent Rights in the name of Assignee, as the assignee to the entire interest therein.

Assignor will, at the reasonable request of Assignee and without demanding any further consideration therefor, do all things necessary, proper, or advisable, including without limitation the execution, acknowledgment and recordation of specific assignments, oaths, declarations and other documents on a country-by-country basis, to assist Assignee in obtaining, perfecting, sustaining, and/or enforcing the Patent Rights. Such assistance shall include providing, and obtaining from the respective inventors, prompt production of pertinent facts and documents, giving of testimony, execution of petitions, oaths, powers of attorney, specifications, declarations or other papers and other assistance reasonably necessary for filing patent applications, complying with any duty of disclosure, and conducting prosecution, reexamination, reissue, interference or other priority proceedings, opposition proceedings, cancellation proceedings, public use proceedings, infringement or other court actions and the like with respect to the Patent Rights.

[remainder of page left blank]

The terms and conditions of this Assignment shall inure to the benefit of Assignee, its successors, assigns and other legal representatives, and shall be binding upon Assignor, its successor, assigns and other legal representatives.

IN WITNESS WHEREOF this Assignment of Patent Rights is executed at PALO ALTO, CA
on March 30, 2005.

ASSIGNOR

By: 

Name: BARRY HOBERMAN

Title: PRESIDENT + CEO


(Signature MUST be notarized)

CALIFORNIA ALL-PURPOSE ACKNOWLEDGMENT

State of California }
County of Santa Clara } ss.

On March 30, 2005 before me, Suehay P. Hernandez, Notary Public
Date Name and Title of Officer (e.g., "Jane Doe, Notary Public")
personally appeared Barry Alan Haberman
Name(s) of Signer(s)

☐ personally known to me
☒ proved to me on the basis of satisfactory evidence



to be the person(s) whose name(s) is/are subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed the instrument.

WITNESS my hand and official seal.

Suehay P. Hernandez
Signature of Notary Public

OPTIONAL

Though the information below is not required by law, it may prove valuable to persons relying on the document and could prevent fraudulent removal and reattachment of this form to another document.

Description of Attached Document

Title or Type of Document: Assignment of Patent Rights

Document Date: 3-30-05 Number of Pages: 5

Signer(s) Other Than Named Above: Ø

Capacity(ies) Claimed by Signer

Signer's Name: _____

- ☐ Individual
☐ Corporate Officer — Title(s): _____
☐ Partner — ☐ Limited ☐ General
☐ Attorney-in-Fact
☐ Trustee
☐ Guardian or Conservator
☐ Other: _____

Signer Is Representing: _____

