Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE: NEW ASSIGNMENT

NATURE OF CONVEYANCE: ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
Silicon Aquarius, Incorporated	04/23/2007

RECEIVING PARTY DATA

Name:	S. Aqua Semiconductor
Street Address:	2711 Centerville Road
Internal Address:	Suite 400
City:	Wilmington
State/Country:	DELAWARE
Postal Code:	19808

PROPERTY NUMBERS Total: 27

Property Type	Number
Patent Number:	5835932
Patent Number:	5890195
Patent Number:	5856940
Patent Number:	5940329
Patent Number:	6418063
Patent Number:	5953738
Patent Number:	5963468
Patent Number:	6256256
Patent Number:	6256221
Patent Number:	5963497
Patent Number:	6233193
Patent Number:	5991191
Patent Number:	5995409
Patent Number:	6005799
	DATENT.

PATENT REEL: 019265 FRAME: 0434

500274000

Patent Number:	6173356
Patent Number:	6504785
Patent Number:	6222216
Patent Number:	6222786
Patent Number:	6282606
Patent Number:	6310880
Patent Number:	6597594
Patent Number:	6396764
Patent Number:	7139213
Application Number:	10850719
Application Number:	10665906
Application Number:	60819296
Application Number:	60819263

CORRESPONDENCE DATA

Fax Number: (503)796-2900

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: (503) 222-9981

Email: patent@schwabe.com

Correspondent Name: Schwabe, Williamson & Wyatt, P.C. Address Line 1: 1211 SW Fifth Avenue, Suite 1900

Address Line 4: Portland, OREGON 97204

ATTORNEY DOCKET NUMBER:	116953
NAME OF SUBMITTER:	Richard B. Leggett

Total Attachments: 8

source=Assignment#page1.tif source=Assignment#page2.tif source=Assignment#page3.tif source=Assignment#page4.tif source=Assignment#page5.tif source=Assignment#page6.tif source=Assignment#page7.tif source=Assignment#page8.tif

> PATENT REEL: 019265 FRAME: 0435

ASSIGNMENT OF PATENT RIGHTS

For good and valuable consideration, the receipt of which is hereby acknowledged, Silicon Aquarius, Incorporated, a Texas corporation, with an office at 1701 North Greenville Avenue, Suite 1108, Richardson, Texas 75081, ("Assignor"), does hereby sell, assign, transfer, and convey unto S. Aqua Semiconductor, LLC, a Delaware limited liability company, with an address at 2711 Centerville Road, Suite 400, Wilmington, DE 19808 ("Assignee"), or its designees, all right, title, and interest that exist today and may exist in the future in and to any and all of the following (collectively, the "Patent Rights"):

- (a) the provisional patent applications, patent applications and patents listed in the table below (the "Patents");
- (b) all patents and patent applications (i) to which any of the Patents directly or indirectly claims priority, (ii) for which any of the Patents directly or indirectly forms a basis for priority, and/or (iii) that were co-owned applications that directly or indirectly incorporate by reference the Patents;
- (c) all reissues, reexaminations, extensions, continuations, continuations in part, continuing prosecution applications, requests for continuing examinations, divisions, registrations of any item in any of the foregoing categories (a) and (b);
- (d) all foreign patents, patent applications, and counterparts relating to any item in any of the foregoing categories (a) through (c), including, without limitation, certificates of invention, utility models, industrial design protection, design patent protection, and other governmental grants or issuances;
- (e) all items in any of the foregoing in categories (b) through (d), whether or not expressly listed as Patents below and whether or not claims in any of the foregoing have been rejected, withdrawn, cancelled, or the like;
- (f) all inventions, invention disclosures, and discoveries described in any item in any of the foregoing categories (a) through (e) and all other rights arising out of such inventions, invention disclosures, and discoveries;
- (g) all rights to apply in any or all countries of the world for patents, certificates of invention, utility models, industrial design protections, design patent protections, or other governmental grants or issuances of any type related to any item in any of the foregoing categories (a) through (f), including, without limitation, under the Paris Convention for the Protection of Industrial Property, the International Patent Cooperation Treaty, or any other convention, treaty, agreement, or understanding;
- (h) all causes of action (whether known or unknown or whether currently pending, filed, or otherwise) and other enforcement rights under, or on account of, any of the

PATENT REEL: 019265 FRAME: 0436 Patents and/or any item in any of the foregoing categories (b) through (g), including, without limitation, all causes of action and other enforcement rights for

(i) damages,

(ii) injunctive relief, and

(iii) any other remedies of any kind

for past, current, and future infringement; and

(i) all rights to collect royalties and other payments under or on account of any of the Patents and/or any item in any of the foregoing categories (b) through (h) arising after the date hereof.

			Title of Patent and First
Patent or Application No.	Country.	Filing Date	Named Inventor
5,835,932	US	3/13/1997	Methods and systems for maintaining data locality in a multiple memory bank system having DRAM with integral SRAM G. R. Mohan Rao
5890195	US	5/14/1997	DRAM with integral SRAM comprising a plurality of sets of address latches each associated with one of a plurality of SRAM G. R. Mohan Rao
TW115131 (TW19980103567)	TW	3/11/1998	DRAM with integral SRAM and systems and methods using the same G. R. Mohan Rao
JP10-539883T	·JP	3/11/1998	DRAM with integral SRAM and systems and methods using the same G. R. Mohan Rao
EP0966741	EP	3/11/1998	DRAM with integral SRAM and systems and methods using the same

			Title of Patent and First
Patent or Application No.	Country	Filing Date	Named Inventor
1 areit va 22ppa			G. R. Mohan Rao
EP0966741(GB)	GB	3/11/1998	DRAM with integral SRAM
11 0,00,11(02)			and systems and methods
			using the same
			G. R. Mohan Rao
EP0966741(IT)	IT	3/11/1998	DRAM with integral SRAM
			and systems and methods
			using the same
			G. R. Mohan Rao
5,856,940	US	8/15/1997	Low latency DRAM cell and
			method therefor
			G. R. Mohan Rao
TW121810	TW	8/15/1998	Low latency DRAM cell and
(TW19980112906)			method therefor
			G. R. Mohan Rao
		10/17/1007	Memory architecture and
5,940,329	US	12/17/1997	systems and methods using the
	ţ		same
			Same
•			Stephen Earl Seitsinger
6,418,063	US	5/14/1999	Memory architecture and
0,410,005			systems and methods using the
			same
	i		, i
			Stephen Earl Seitsinger
5,953,738	US	7/02/1997	DRAM with integral SRAM
			and arithmetic-logic units
			G. B. Mahan Bas
	***	1/00/1008	G. R. Mohan Rao
5,963,468	US	1/30/1998	Low latency memories and systems using the same
			Systems using me same
			G. R. Mohan Rao
6.256.256	US	8/28/1998	Dual port random access
6,256,256		0.20,200	memories and systems using
			the same
		· ·	·
			G. R. Mohan Rao

		•	Title of Patent and First
Patent or Application No.	Country	Filing Date	Named Inventor
6,256,221	US	2/17/2000	Arrays of two-transistor, one-
			capacitor dynamic random
			access memory cells with
			interdigitated bitlines
			Wayland Bart Holland
5,963,497	US	5/18/1998	Dynamic random access
		·	memory system with
			simultaneous access and
			refresh operations and
			methods for using the same
			Wayland Bart Holland
6.222.102	US	4/20/1999	Dynamic random access
6,233,193	OD	4/20/1377	memory system with a static
			random access memory
		•	interface and methods for
			using the same
-			
			Wayland Bart Holland
5,991,191	US	12/05/1997	Methods and circuits for
2,2 4 - 1, -			single-memory cell multivalue
·			data storage
· ·			
		0/00/4/00	G. R. Mohan Rao
5,995,409	US	3/20/1998	Electrically-programmable
			read-only memory fabricated using a dynamic random
			access memory fabrication
			process and methods for
			programming same
			programming same
			Wayland Bart Holland
6.005.700	US	8/06/1998	Methods and circuits for
6,005,799	05	0,00,1770	single-memory dynamic cell
			multivalue data storage
			G. R. Mohan Rao
6,173,356	US	2/20/1998	Multi-port DRAM with
			integral SRAM and systems
			and methods using the same

			Title of Patent and First
Patent or Application No.	Country	Filing Date	Named Inventor
			G. R. Mohan Rao
6,504,785	US	7/20/2000	Multiprocessor system with
•		·	integrated memory
			G. R. Mohan Rao
6,222,216	US	10/21/1997	Non-volatile and memory
			fabricated using a dynamic
			memory process and method therefor
			G. R. Mohan Rao
TW164666	TW	9/21/2002	Non-volatile and memory
(TW19980114070)			fabricated using a dynamic
			memory process and method therefore
			G. R. Mohan Rao
	,	•	(
6,222,786	US	11/02/1999	Dynamic random access
0,222,100			memory with write-without-
			restore and systems and
			methods using the same
			Wayland Bart Holland
6,282,606	US	4/02/1999	Dynamic random access
•			memories with hidden refresh
			and utilizing one-transistor,
•			one-capacitor cells, systems
			and methods
			Wayland Bart Holland
TW147109	TW	12/01/2001	Dynamic random access
(TW20000104889)	_ ``		memories with hidden refresh
(1 \(\frac{1}{2}\)\(\f			and utilizing one-transistor,
			one-capacitor cells, systems
		,	and methods
			Wayland Bart Holland
6,310,880	US	3/17/2000	Content addressable memory
·		:	cells and systems and devices
		1	using the same

Page 5

Patent or Application No.	Country	Filing Date	<u>Title of Patent and First</u> Named Inventor
			Cucia Waller
	7.70	4/10/0001	Craig Waller Content addressable memory
6,597,594	US	4/10/2001	cells and systems and devices
			using the same
			using the same
			Craig Waller
6,396,764	US	11/16/2000	Segmented memory
0,550,707		•	architecture and systems and
			methods using the same
			Wayland Bart Holland
7,139,213	US	5/12/2004	Multiple data path memories
7,123,222			
			G. R. Mohan Rao
10/850,719	US	5/20/2004	Pipelined Semiconductor
			memories and systems
		•	
			G. R. Mohan Rao
10/665,906	US	9/18/2003	Memories for electronic
	•		systems
			G. R. Mohan Rao
60/819,296	ÚS	07/07/2006	Low power memories with
00/013,250			selective precharge
			G. R. Mohan Rao
60/819,263	US	07/07/2006	Novel addressing scheme in
			semiconductor memories for
	1		reduced power consumption
			and high speed
			G. R. Mohan Rao
	1		O, IV. IVIOHAII IVAO

Assignor represents, warrants and covenants that:

(1) Assignor has the full power and authority, and has obtained all third party consents, approvals and/or other authorizations required to enter into this Agreement and to carry out its obligations hereunder, including the assignment of the Patent Rights to Assignee; and

(2) Assignor owns, and by this document assigns to Assignee, all right, title, and interest to the Patent Rights, including, without limitation, all right, title, and interest to sue for infringement of the Patent Rights. Assignor has obtained and properly recorded previously executed assignments for the Patent Rights as necessary to fully perfect its rights and title therein in accordance with governing law and regulations in each respective jurisdiction.

Assignor hereby authorizes the respective patent office or governmental agency in each jurisdiction to issue any and all patents, certificates of invention, utility models or other governmental grants or issuances that may be granted upon any of the Patent Rights in the name of Assignee, as the assignee to the entire interest therein.

Assignor will, at the reasonable request of Assignee and without demanding any further consideration therefore, do all things necessary, proper, or advisable, including without limitation, the execution, acknowledgment, and recordation of specific assignments, oaths, declarations, and other documents on a country-by-country basis, to assist Assignee in obtaining, perfecting, sustaining, and/or enforcing the Patent Rights, at no cost to Assignor. Such assistance will include providing, and obtaining from the respective inventors, prompt production of pertinent facts and documents, giving of testimony, execution of petitions, oaths, powers of attorney, specifications, declarations or other papers, and other assistance reasonably necessary for filing patent applications, complying with any duty of disclosure, and conducting prosecution, reexamination, reissue, interference or other priority proceedings, opposition proceedings, cancellation proceedings, public use proceedings, infringement or other court actions and the like with respect to the Patent Rights. With prior written approval by Assignee, Assignee will pay Assignor's reasonable costs and expenses.

The terms and conditions of this Assignment of Patent Rights will inure to the benefit of Assignee, its successors, assigns, and other legal representatives and will be binding upon Assignor, its successors, assigns, and other legal representatives.

IN WITNESS WHEREOF this Assignment on April 23, 2007.	ent of Patent Rights is executed at <u>Richardson</u>
ASSIGNOR:	
Silicon Aquarius, Incorporated	
By: GRMohan RAD Name: G.R. HOHAN RAD Title: PRESIDENT	

(Signature MUST be notarized)

STATE OF Texas) ss. COUNTY OF Dallas)

On Process before me, CR Process And Notary Public in and for said State, personally appeared CR Notary Public in and for said

WITNESS my hand and official scal,

Signature

JEANENE L. PHILLIPS
Notary Public, State of Texas
My Commission Expires
Merch 28, 2009