PATENT ASSIGNMENT

Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE: NEW ASSIGNMENT

NATURE OF CONVEYANCE: ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
Integrated Device Technology Inc.	09/20/1999

RECEIVING PARTY DATA

Name:	IP-First, LLC
Street Address:	1045 Mission Court
City:	Fremont
State/Country:	CALIFORNIA
Postal Code:	94539

PROPERTY NUMBERS Total: 1

Property Type	Number
Patent Number:	5619667

CORRESPONDENCE DATA

Fax Number: (719)623-0141

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 7194757103

Email: taysie@huffmanlaw.net

Correspondent Name: Taysie J. Locke
Address Line 1: 1900 Mesa Ave.

Address Line 4: Colorado Springs, COLORADO 80906

ATTORNEY DOCKET NUMBER: CNTR.1255

NAME OF SUBMITTER: Taysie J. Locke

Total Attachments: 5

source=CNTR_1255_Assignment2#page1.tif

source=CNTR_1255_Assignment2#page2.tif

source=CNTR_1255_Assignment2#page3.tif

source=CNTR_1255_Assignment2#page4.tif

source=CNTR_1255_Assignment2#page5.tif

PATENT

500321325 REEL: 019605 FRAME: 0487

-CH \$40.00

INTELLECTUAL PROPERTY ASSIGNMENT

WHEREAS, Integrated Device Technology, Inc., a Delaware corporation, having a principal place of business at 2975 Stender Way, Santa Clara, California 95054 (hereinafter referred to as "Assignor") owns the patents, listed on Exhibit A hereto (the "Patents"), and the patent applications, listed on Exhibit B hereto (the "Patent Applications") (collectively referred to as "Intellectual Property");

WHEREAS, IP-First, LLC, a Delaware limited liability company (hereinafter referred to as Assignee) desires to acquire all right, title and interest in and to the Intellectual Property;

WHEREAS, Assignor, assigns the Intellectual Property (and all applications for registration thereof) to Assignee subject to a license back to Assignor.

NOW, THEREFORE, Assignor does hereby assign to Assignee, all right, title and interest in and to the Intellectual Property together with any foreign equivalents that exist, and Letters Patent to be obtained for the Patent Applications of Exhibit B or any continuation, division, renewal, or substitute thereof, and as to Patents any reissue or re-examination thereof in exchange for good and valuable consideration.

Executed at Santa Clara, California, this 207 day of September, 1999.

INTEGRATED DEVICE TECHNOLOGY, INC. (Assignor)

IP-FIRST, LLC (Assignee)

By: Fokeraked Device Tech., Inc. as Moneging Member Name: B. C. Boissirie & B. C. Barrier Title: Vice President & Treasurer, IDT

\$V_DOCS\38338.1 [W97]

028293-0000

PATENT REEL: 019605 FRAME: 0488

Exhibit A: Patents

	C. Phiens (1)	ber Pateri Itabe Date
Test filing Oscillator	5911983	9/22/98
Appearatus and Method for Exception Handling During Microcode String Instructions	5784607	7/21/98
Cache Array Select Logic Allowing Cache Array Size To Differ From Physical Page Size	5809562	9/15/98
Configurable Drive Clock	5802356	9/1/99
Method and Apparatus for Locating Exception Correction Routines	5787241	7/28/98
Apparatus for Fast Forwarding of TI Bit During Descriptor Load	5864877	1/26/89
Method and Apparatus for Salactor Storing and Rastoration	5787495	7/28/98
Method and Apparatus for On the Fly Descriptor Validation	5815729	9/28/ 98
Method for Fast Validation Checking for Code and Data Segment Descriptor Loads	5822607	10/13/88
Method and Apperatus for Repetitive Execution of String Instructions Without Branch or Loop Microhatructions	'5752015 [']	5/12/98
Method and Apparatus for Sub Cache Line Access and Storage	:5781926	7/14/98
Method And Apparatus For Sub Cache Line Access And Storage	Š835929	11/10/98
Apparatus And Method For Direct Loading Of Offset Register During Pointer Load Operation	n.5951 676	9/14/99
Method and Apparatus for Register Address Fill-In of Register Generic Microcode	5717910	2/10/98
Method and Apparatus for Fast FNI of Translator Instruction Queue	´5619667	4/8/97
Apparatus and Method for Register Address Indirection in the Instruction Queue	5864690	1/26/99
Appearatus And Method For Managing Interrupt Delay Associated With Mask Flag Transition	[[] 5864701	1/26/99
Apparatus and Method for Managing Interrupt Delay on Floating Point Error	5897175	3/23/99
Apparatus and Method for Tracking of Register Changes During Execution of a Micro	5812913	9/22/98
Apparatus and Method for Processing Exceptions During Execution of String Instructions	[*] 5774 7 11	6/30/98
Fuse Array Control for Smart Function Enable	15589679	, éevocre
Method and Apparatus For Shared Cache Linas in Split Date/Code Caches	~5930e21	7/27/09
Method And Apparatus For Optimizing Dependent Operand Flow Within A Multiplier Using Recoding Logic	(5892699	, 4/5/99
Method And Apparatus For Water Test Of Redundant Choultry	5835431	11/10/98

PATENT

REEL: 019605 FRAME: 0489

Exhibit B: Patent Applications

	W. TSehat	Service Date
Method For Improving Updating Of Descriptor Access	08/748575	11/13/96
Bit Combining ALU And Memory Storage Micro Instructions	.08/820576	3/19/97
By Using An Address Latch To Maintain An Address		
Apparatus For Fast Fill Of Translator Instruction Queue	08/826729	4/7/97
Method And Apparatus For Improved Exchange	08/854614	5/12/97
Method And Apparatus For Smart Bus Lock Utilizing An	:08/855801	5/12/97
On-Chip Cache For Performing A Locked Read-Modify- Apparatus And Method For Tracking Changes in Stack	08/871040	6/9/97
Address Size During Stack Segment Register Load To Selectively Enabled/Disabled On-Chip Pull-up Circuit	08/931860	9/16/97
Method And Apparatus For Returning An Alternate	08/958641	10/14/97
Vendor ID From A Microprocessor Method And Apparatus For Branch Address Calculation During Decode	08/962344	10/31/97
Equal Propagation Logic Gates	08/967696	11/12/97
Instruction Set For BiDirectional Conversion And	08/980481	11/29/97
Transfer Of Integer And Floating Point Data Method And Apparatus For Emulation Of	08/980480	11/29/97
Microprocessor ROM Method And Apparatus For Improved Accessing Of	08/008927	1/20/981
Apparatus And Method For Recording A Floating Point	09/019452	2/5/98:
Error Pointer in Zero Cycles Method And Apparatus For Improved	09/020269	2/6/98
Aligned/Misaligned Data Load From Cache		
Method And Apparatus For Improved Exchange Instruction For Register Operand Swans	:09/019833	2/6/98
Method And Apparatus For Floating Point Tag Register Save	09/030680	2/25/98
Apparatus And Method For Single Instruction Record	09/033399	3/2/98
Floating Point. Method For Transferring Burst Data In A	09/034556	3/3/98
Microprocessor Mechanism For Floating Point To Integer Conversion	09/048712	3/26/98
With RGB BIAS Multiply.		
Method And Apparatus For Improved Floating Point Exchange	09/048524	3/26/98 ⁻
	09/049679	3/27/98

PATENT REEL: 019605 FRAME: 0490

MAR-20-02 17:2	0;	PAGE	16/18
	.1040 P.1	6	

SENT	BY:	VIA	(BUSI	NESS	DEVEL	OPEME	N7	Γ);	5	10	6874655	;
	MAR	2.20.2	20	02	3:38	PM	Cſ	8	FERREL	L	LL	P	

Apparatus And Method For Branch Target Address Calculation During Instruction Decode	`09/052624	3/31/98
Method And Apparatus For Absolute Floating Point Register Addressing	09/063282	4/20/98
Method For Improved Bit Scan	09/092386	6/5/98
Apparatus And Method For Integer Divide	09/108,945	7/1/98
Method And Apparatus For Single Precision Multiply	09/116189	7/15/98
Method And Apparatus For Fast Square Root	:09/118518	7/17/98
Galculation Within A Microprocessor Method And Apparatus For Double Operand Load	09/130910	8/7/98
Slew-Controlled Split Voltage Output Driver	09/150316	9/9/98
Apparatus And Method For Double Push/Pop Operation	09/151006	9/10/98
Method And Apparatus For Passing Jump Addresses	09/167426	10/6/98
Double Pushall And Popall Apparatus Within A Single	09/193278	11/17/98
Pineline Microprocessor Method And Apparatus For Providing Software	09/193286	11/17/98
Readable CPU Identification Microprocessor Having Fuse Control And Selection Of	09/193303	11/17/98
The state of the s	09/203884	12/2/98
Prediction Combining Static And Dynamic Branch Static Branch Prediction Mechanism Utilizing Opcode	09/203900	12/2/98
	·09/203844	12/2/98
Global Branch History Apparatus And Method For Fast Forward Branch	09/272226	3/18/99
'Method and Apparatus For Correcting An Internal	09/271591	3/18 / 99:
	09/272225	3/16/99
Branch Instructions Combining ALU And Memory Storage Micro Instructions	08/820576	4/21/99
By Using An Address Latch To Maintain An Address Tester Management Of Microcode BIST Memory Test	09/299673	4/26/99
Result Forwarding Cache	09/314176	5/18/99
Pairing Of Load-ALU-Store With Conditional Branch	09/313908	5/18/99
Pairing of Micro Instructions in the Instruction Queue	09/313907	5/18/99

PATENT

REEL: 019605 FRAME: 0491

Status Register Associated With MMX Register File For Tracking Writes	·:09/344439	6/25/99
Method And Apparatus For Tracking Coherency Of	['] 09/349441	7/9/99
Dual Floating Point And MMX Register Files Multiplier For Fast Multiply Accumulate Instruction	 09/349440	7/9/99
Fuse Array For Serializing A Microprocessor Die	09/349445	7/9/99
Method And Apparatus For Selective Writing Of	09/357419	7/20/99
Incoherent Registers In Dual FP/MMX Register Files Exception Handler Method And Apparatus For Paired MMX Instructions.	09/357703	7/20/99

SENT BY: VIA (BUSINESS DEVELOPFMENT); 510 6874655; MAR-20-02 17:20; PAGE 17/18 MAR.20.2002 3:39PM C % FERRELL LLP NO.100 P.17

PATENT

REEL: 019605 FRAME: 0492