10-18-07

Form PTO-1595 (Rev. 07/05)	U.S. DEPARTMENT OF COMMERCE
OMB No. 0651-0027 (exp. 6/30/2008) 10 - 22 - 20	
)nee i
To the Director of the U.S. Patent 1034549	ched documents or the new address(es) below.
1. Name of conveying party(ies)	2. Name and address of receiving party(ies)
General Electric Capital Corporation	Name: Morgan Stanley & Co., Incorporated
	Internal Address: Floor 7
Additional name(s) of conveying party(ies) attached?	Street Address: One Pierrepont Plaza
Execution Date(s) September 26, 2007	Otteet Address. Otte Pietrepolit Plaza
Assignment Merger	
Security Agreement Change of Name	City: Brooklyn
☐ Joint Research Agreement	State: New York
Government Interest Assignment	
Executive Order 9424, Confirmatory License	Country: U.S.A. Zip: 11201
✓ Other Assignment of Patent Security Interest	Additional name(s) & address(es) attached? Tes Vo
4. Application or patent number(s):	document is being filed together with a new application.
A. Patent Application No.(s)	0, 0, 0, 0, 0
09/192955	4700996 SE SE
	B. Patent No.(s) 4700996 SIGNMENTS PM SIGNMENTS
Additional numbers att	ached? ✓ Yes ☐ No
5. Name and address to whom correspondence concerning document should be mailed:	6. Total number of applications and paterts involved: 753
Name:Rita M. Carrier	7. Total fee (37 CFR 1.21(h) & 3.41) \$ 30,120.00
Internal Address: Sullivan & Cromwell LLP, Suite 800	Authorized to be charged by credit card
	Authorized to be charged to deposit account
Street Address: 1701 Pennsylvania Avenue, N.W.	✓ Enclosed
Street Address	None required (government interest not affecting title)
City: Washington	8. Payment Information ម្លើ
City: Washington State: D.C. Zip:20006	a. Credit Card Last 4 Numbers
Oldio.	Expiration Date
Phone Number: (202) 956-7685	b. Deposit Account Number
Fax Number: (202) 293-6330	Authorized User Name 물
Email Address: CarrierR@sullcrom.com	Oct. 18, 2007
9. Signature: Signature	Date &
Signature Rita M. Carrier	Total number of pages including cover 66
Name of Person Signing	sheet, attachments, and documents

Documents to be recorded (including cover sheet) should be faxed to (571) 273-0140, or mailed to:

Mail Stop Assignment Recordation Services, Director of the USPTO, P.O.Box 1450, Alexandria, V.A. 22313-1450

08/938707 09/315806 09/441774 09/549980 09/609046 09/614363 09/620373 09/621315 09/629458 09/644698 09/648150 09/648902 09/689784 09/689786 09/811158 09/888438 09/909700 09/909704 09/910587 09/934443 09/997404 10/020854 10/058050 10/109835 10/112345 10/112366 10/112392 10/112430 10/137026 10/145110 10/171095 10/174718 10/197845 10/205877 10/207940 10/208123 10/210257 10/235221 10/310237 10/310400 10/345357 10/345371 10/356236 10/365658 10/414236 10/414238 10/414239

1

10/414245

10/425735 10/426003 10/429257 10/434340 10/607163 10/620387 10/620797 10/620835 10/626576 10/631988 10/650030 10/674825 10/682841 10/687196 10/695779 10/696146 10/715882 10/785575 10/835855 10/836932 10/837057 10/868181 10/899316 10/912722 10/976531 10/982149 11/027752 11/043038 11/049111 11/079409 11/091237 11/113805 11/116734 11/121975 11/136260 11/182900 11/218868 11/224376 11/235493 11/255,920 11/261,045 11/268,493 11/295,676 11/324,684 11/334,526 11/340,486 11/340,579

11/343,968

11/365,280 11/368,451 11/368,452 11/368,625 11/405,387 11/464,148 11/490,505 60/735,962 11/426,469

3

of Patent Recordation Form

D393249 D393449 D395286 D396698 D398009 D417203 D419141 D419465 D429248 D431242 D436950 D444461 D444471 D444474 D445112 D445425 D463796 D464054 D464056 D464973 D473561 **RE38134**

14

ASSIGNMENT OF PATENT SECURITY INTEREST

This Assignment of Patent Security Interest (this "Assignment"), dated as of September 26, 2007, is made by General Electric Capital Corporation, a corporation formed under the laws of Delaware (the "Grantor") as former Collateral Agent, in favor of MORGAN STANLEY & CO., INCORPORATED a Delaware corporation, located at One Pierrepont Plaza, Floor 7, Brooklyn, NY 11201 (the "Grantee"), as current Collateral Agent for the benefit of the Secured Creditors under the Security Agreement among the Grantor, Silicon Graphics, Inc., Silicon Graphics Federal, Inc. and Silicon Graphics World Trade Corporation, the other Grantors from time to time party thereto and the Morgan Stanley Senior Funding, Inc., dated as of October 17, 2006, (as amended, modified, restated, and/or supplemented from time to time, the "Security Agreement").

WHEREAS, pursuant to that certain Side Letter, dated as of September 11, 2007 (the "Side Letter"), the Grantee has succeeded Grantor as Collateral Agent under the Security Agreement;

WHEREAS, pursuant to the Patent Security Agreement dated October 17, 2006, Silicon Graphics Inc., pledged and granted to Grantor as the then Collateral Agent, for the benefit of the Secured Creditors, a continuing security interest in all collateral set forth in Paragraph 1 of such Patent Security Agreement, including the Patents set forth on Schedule A attached hereto (all such collateral together, the "Patent Collateral"); and

WHEREAS, the Patent Security Agreement was recorded in the Patent Division of the United States Patent and Trademark Office on October 24, 2006 at Reel 018545 and Frame 0777;

WHEREAS, the Grantor now desires to assign the entirety of its security interest in, to and under the Patent Collateral to the Grantee, as current Collateral Agent for the benefit of the Secured Creditors.

NOW, THEREFORE, for good and valuable in consideration, the receipt and sufficiency of which are hereby acknowledged, the Grantor agrees as follows:

- 1. The Grantor hereby irrevocably assigns, transfers and conveys, without representation or warranty of any kind by such Grantor and without recourse to such Grantor, all of its right, title and interest in, to and under such Grantor's continuing security interest in the Patent Collateral to the Grantee, as Collateral Agent for the benefit of the Secured Creditors.
- 2. The Grantor authorizes and requests that the commissioner for Patents and any other applicable government officer record this Assignment.
- 3. This Assignment may be executed in any number of counterparts and by the different parties hereto on separate counterparts, each of which when so executed and delivered shall be an original, but all which together shall constitute one and the same instrument.

NY12529:415731.1

4. This Assignment has been granted in conjunction with the security interest
granted to the Grantee under the Security Agreement and the Side Letter. The rights and
remedies of the Grantee with respect to the security interest granted herein are more fully set
forth in the Security Agreement and the Side Letter, all terms and provisions of which are
incorporated herein by reference.

5. This Assignment shall be construed in accordance with and be governed by the Laws of the State of New York.

[Signatures Appear on the Following Page]

NY12529:415731.1

IN WITNESS WHEREOF, the undersigned have executed this Assignment as of the **U** day of September, 2007.

> GENERAL ELECTRIC CAPITAL CORPORATION, as Grantor

By: Ali Lucu Lives
Name: ALI MIRZA
Title: Duly Authorized Signatory

MORGAN STANLEY & CO., INCORPORATED, as Grantee

By:____ Name: Title:

[Assignment of Patent Security Agreement]

NY12529:415731

SS.:

COUNTY OF SAN FRANCISCO)

On this 26th day of September, 2007, before me, Silvana R. Kruger, the undersigned, a notary public in and for said state and county, personally appeared Ali Imran Mirza, proved to me on the basis of satisfactory evidence, to be the individual who executed the foregoing instrument on behalf of General Electric Capital Corporation, a Delaware corporation, as the duly authorized signatory of such corporation and acknowledged to me that the execution and delivery of said instrument was duly authorized by said corporation.

Silvana R Kluege Notary Public

(Affix Seal Below)



IN WITNESS WHEREOF, the undersigned have executed this Assignment as of the __ day of September, 2007.

GENERAL ELECTRIC CAPITAL CORPORATION, as Grantor

By:_____ Name:

Title:

MORGAN STANLEY & CO., INCORPORATED, as Grantee

ame: Gavin Rajer

Title: Authorized Signatory

[Assignment of Patent Security Agreement]

NY12529-415731

Country	Title	Issue Date	Patent
GB	MULTIDIMENSIONAL INTERCONNECTION AND ROUTING NETWORK FOR AN MPP COMPUTER	07/06/2005	733237
FR	MULTIDIMENSIONAL INTERCONNECTION AND ROUTING NETWORK FOR AN MPP COMPUTER	07/06/2005	733237
DE	MULTIDIMENSIONAL INTERCONNECTION AND ROUTING NETWORK FOR AN MPP COMPUTER	07/06/2005	733237
US	BUS CONTROL SYSTEM FOR ARBITRATING REQUESTS WITH PREDETERMINED ON/OFF TIME LIMITATIONS	03/09/1993	5193193
US	SYNCHRONIZED DRAM CONTROL APPARATUS USING TWO DIFFERENT CLOCK RATES	01/12/1993	5179667
US	RETAINING MEANS FOR REMOVABLE COMPUTER DRIVE AND RELEASE MEANS FOR THE SAME	10/02/1990	4960384
JP	COMPUTER THREE-WAY TRANSFER OPERATION	10/20/2000	3120382
บร	COMPUTER THREE-WAY TRANSFER OPERATION	11/09/1993	5261074
FR	FILE CHARACTERIZATION FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	06/18/1997	511209
GB	FILE CHARACTERIZATION FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	06/18/1997	511209
JP	FILE CHARACTERIZATION FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	10/01/1999	2986209
us	FILE CHARACTERIZATION FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	07/06/1993	5226163
DE	FILE CHARACTERIZATION FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	06/18/1997	69030958.9
US	RACK AND PINION RETAINING AND RELEASE DEVICE FOR REMOVABLE COMPUTER COMPONENTS	06/28/1994	5325263
US	COMPUTER-IMPLEMENTED METHOD AND AN APPARATUS FOR CONVERTING DATA ACCORDING TO A SELECTED DATA TRANSFORMATION	12/02/1997	5694578
US	COMPUTER-IMPLEMENTED METHOD AND AN APPARATUS FOR INPUTTING DATA STRUCTURE CHARACTERISTICS	07/29/1997	5652874
AU	COMPUTER MOUSE	03/29/1993	D116644
US	COMPUTER MOUSE	09/17/1996	D373760
BR	COMPUTER MOUSE	03/26/1996	MI5200051-
US	FILE ALTERATION MONITOR FOR COMPUTER OPERATING AND FILE MANAGEMENT SYSTEMS	02/15/1994	5287504
US 	AN IMPROVED METHOD AND APPARATUS FOR CLOCKING IN A COMPUTER SYSTEM	02/27/1996	5495596
US	COMPUTER HOUSING	11/23/1993	D341574
	COMPUTER HOUSING	06/25/1996	M15200052-
BR	COMPUTER HOUSING	07/06/1993	117575
AU	COMPUTER HOUSING	01/22/1992	920382
<u>FR</u>	COMPUTER HOUSING	10/14/1992	2020473
GB	THREE DIMENSIONAL NAVIGATION SYSTEM AND INTERFACE	09/10/1996	5555354
บร บร	RETAINING AND RELEASE MECHANISM FOR COMPUTER STORAGE	12/14/1993	5269698
	DEVICES INCLUDING A PAWL LATCH ASSEMBLY	07/13/1993	D337323
US	ELECTROMAGNETIC SHIELD FOR ATTACHMENT TO COMPUTERS APPARATUS AND METHOD FOR DETECTING THE ACTIVITIES OF A PLURALITY PROCESSORS ON A SHARED BUS	06/06/1995	5423008

1

Country	Title	Issue Date	Patent
US	A CENTRAL PROCESSING UNIT FOR PROCESSING A PLURALITY OF	06/04/1996	5524250
	THREADS USING DEDICATED GENERAL PURPOSE REGISTERS AND	İ	
	MASQUE REGISTER FOR PROVIDING ACCESS TO THE REGISTERS		
US	CIRCULAR SCHEDULING METHOD AND APPARATUS FOR	01/31/1995	5386562
	EXECUTING COMPUTER PROGRAMS BY MOVING INDEPENDENT	Ì	
	INSTRUCTIONS OUT OF A LOOP	ì	
US	A METHOD AND APPARATUS FOR DISPLAYING DATA WITHIN A	06/18/1996	5528735
	THREE-DIMENSIONAL INFORMATIONAL LANDSCAPE		
US	A METHOD AND APPARATUS FOR INCLUDING SELECTED OBJECTS	09/23/1997	5671381
	BY SPOTLIGHT	į	
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10/24/2000	6137499
	VISUALIZING DATA USING PARTIAL HIERARCHIES	ì	
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	08/29/2000	6111578
	NAVIGATING THROUGH PARTIAL HIERARCHIES		
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	07/10/2001	6259451
	MAPPING BETWEEN AN OVERVIEW AND A PARTIAL HIERARCHY		
US	METHOD AND APPARATUS FOR INDICATING SELECTED OBJECTS BY	01/19/1999	5861885
	SPOTLIGHT		
US	HIGH MEMORY CAPACITY DRAM SIMM	12/21/1993	5272664
US	A SYSTEM AND METHOD FOR FAIR ARBITRATION ON A MULTI-	04/16/1996	5509125
	DOMAIN MULTIPROCESSOR BUS		
US	A SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES TO	04/02/1996	5504874
	MAINTAIN CACHE COHERENCY IN A MULTIPROCESSOR		
	ENVIRONMENT PERMITTING SPLIT TRANSACTIONS		·-··
US	SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES IN A	09/02/1997	5664151
	MULTIPROCESSOR ENVIRONMENT		
us	SYSTEM AND METHOD FOR GENERATING A READ-MODIFY-WRITE	08/06/1996	5544331
	OPERATION	00/05/4007	5055400
บร	A SYSTEM AND METHOD FOR PIGGYBACKING OF READ RESPONSES	08/05/1997	5655102
110	ON A SHARED MEMORY MULTIPROCESSOR BUS THREE DIMENSIONAL MODEL WITH THREE DIMENSIONAL POINTERS	06/11/1996	5526478
US	•	06/11/1996	3526476
	AND MULTIMEDIA FUNCTIONS LINKED TO THE POINTERS	ļ	
us	THREE DIMENSIONAL MODEL WITH THREE DIMENSIONAL POINTERS	11/06/2001	6313836
	AND MULTIMEDIA FUNCTIONS LINKED TO THE POINTERS		
US	TOP, SIDES AND FRONT PORTIONS OF A COMPUTER HOUSING	10/31/1995	D363703
บร	DISK DRIVE BRACKET	10/15/1996	5564804
US	TOP FRONT AND SIDE PORTIONS OF A COMBINED COMPUTER	02/20/1996	D367269
	HOUSING AND SUPPORT STANDS		
us	ARRANGEMENT FOR MODIFYING ELECTRICAL PRINTED CIRCUIT	11/10/1998	5834705
	BOARDS	10000000	0000700
US	A SYSTEM & METHOD OF PERFORMING TOMOGRAPHIC	12/14/1999	6002738
	RECONSTRUCTION & VOLUME RENDERING USING TEXTURE	İ	
	MAPPING		FFF770
US	SYSTEM AND METHOD OF GENERATING OBJECT CODE USING	09/17/1996	5557761
-	AGGREGATE INSTRUCTION MOVEMENT	00(40(4000	6401923
us	LOOP SCHEDULER	02/13/1996	5491823

2

Country	Title	Issue Date	Patent
US	SYSTEM AND METHOD FOR ENABLING, WITHOUT RECOMPILATION,	03/18/1997	5613120
	MODIFICATION OF CLASS DEFINITIONS & IMPLEMENTATIONS IN AN	Ì	
	OBJECT-ORIENTED COMPUTER PROGRAM		
	OVERTEAL AND AIGHT OF CONDITIONALLY CONDITIONALLY CONDITIONALLY	10/14/1999	2307073
GB	SYSTEM AND METHOD FOR CONDITIONALLY COMPILING A	10/14/1999	2307073
	SOFTWARE COMPILATION UNIT	11/25/1997	5692196
US	SYSTEM AND METHOD FOR CONDITIONALLY COMPILING A	11/25/1997	2032130
	SOFTWARE COMPILATION UNIT	00/00/4000	D398009
US	REMOTE CONTROL DESIGN	09/08/1998	
US	SYSTEM AND METHOD FOR OPTIMIZING A SOURCE CODE	03/31/1998	5734908
	REPRESENTATION AS A FUNCTION OF RESOURCE UTILIZATION	01/20/1998	E700000
US	HIGH PERFORMANCE SINUSOIDAL HEAT SINK REMOVAL FROM	01/20/1998	5709263
	ELECTRONIC EQUIPMENT	07/40/4000	5000000
บร	CROSS-MODULE OPTIMIZATION FOR DYNAMICALLY-SHARED	07/13/1999	5923882
	PROGRAMS AND LIBRARIES	00/11/1000	E7000E0
บร	APPARATUS FOR GENERATING DIFFERENTIAL NOISE BETWEEN	08/11/1998	579325 9
110	POWER AND GROUND PLANES	00/01/1009	5802482
US	SYSTEM AND METHOD FOR PROCESSING GRAPHIC LANGUAGE	09/01/1998	3802482
	CHARACTERS	04/07/1000	5720042
<u>us</u>	EFFICIENT ULTRA LOW DROPOUT POWER REGULATOR	04/07/1998	5736843
<u>us</u>	FOUR-DIMENSIONAL GRAPHICAL USER INTERFACE	10/14/1997 09/16/1997	5678015 5669008
US	HIERARCHICAL FAT HYPERCUBE ARCHITECTURE FOR PARALLEL	09/10/1997	3009000
110	PROCESSING SYSTEMS SYSTEM AND METHOD FOR NETWORK EXPLORATION AND ACCESS	10/28/1997	5682479
บร	SYSTEM AND METHOD FOR NETWORK EXPLORATION AND ACCESS	10/26/1997	3002479
US	DIRECTORY-BASED COHERENCE PROTOCOL ALLOWING EFFICIENT	10/21/1997	5680576
	DROPPING OF CLEAN-EXCLUSIVE DATA		
US	SYSTEM AND METHOD FOR MULTIPROCESSOR PARTITIONING TO	11/23/1999	5991895
	SUPPORT HIGH AVAILABILITY		
US	FLAT PANEL MONITOR COMBINING DIRECT VIEW WITH OVERHEAD	12/09/1997	5696529
	PROJECTION CAPABILITY	44/46/4000	5986737
<u>us</u>	MULTI-LAYER FLAT PANEL DISPLAY SCREEN APPARATUS	11/16/1999 11/03/1998	5831697
US	FLAT PANEL DISPLAY SCREEN APPARATUS WITH OPTICAL	11/03/1998	2631697
	JUNCTION AND REMOVABLE BACKLIGHTING ASSEMBLY	04/20/1999	5896119
US	REMOVABLE BACKLIGHTING ASSEMBLY FOR FLAT PANEL DISPLAY	04/20/1355	5555115
	SUBSYSTEM REMOVABLE BACKLIGHTING ASSEMBLY FOR FLAT PANEL DISPLAY	11/07/2000	6144360
US	REMOVABLE BACKLIGHTING ASSEMBLY FOR FLAT FANCE DISTERS	1,,0,,,2,000	0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	OVERHEAD PROJECTOR FOR FLAT PANEL DISPLAY CAPABILITY	01/14/1997	5593221
US	PROCESSOR-INCLUSIVE MEMORY MODULE	01/20/1998	5710733
US	PROCESSOR-INCLUSIVE MEMORY MODULE	12/07/1999	5999437
<u>us</u>	PROCESSOR-INCLUSIVE MEMORY MODULE	02/02/1999	5867419
<u>us</u>	PROCESSOR-INCLUSIVE MEMORY MODULE	10/13/1998	5822381
US	DISTRIBUTED GLOBAL CLOCK SYSTEM	02/24/1998	5721819
US	PROGRAMMABLE, DISTRIBUTED NETWORK ROUTING	03/10/1998	5727150
US	APPARATUS AND METHOD FOR PAGE MIGRATION IN A NON-		
	UNIFORM MEMORY ACCESS (NUMA) SYSTEM	07/28/1998	5787476
US	SYSTEM & METHOD FOR MAINTAINING COHERENCY OF VIRTUAL-TO		Į.
	PHYSICAL MEMORY TRANSLATIONS IN A MULTIPROCESSOR		<u> </u>
	COMPUTER		

3

Country	Title	issue Date :	Patent
US	SYSTEM AND METHOD FOR MAINTAINING COHERENCY OF VIRTUAL-	01/30/2001	6182195
	TO-PHYSICAL MEMORY TRANSLATIONS IN A MULTIPROCESSOR	!	
	COMPUTER		
US	CACHE COHERENCY USING FLEXIBLE DIRECTORY BIT VECTORS	05/27/1997	5634110
EΡ	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF	11/03/1999	826179
	DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK	1 17007 1000	020110
	SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A		
	HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND		
	REGISTERS		
FR	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF	14/00/14000	000170
rn	DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK	11/03/1999	826179
		į	
	SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A		
	HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND	ļ	
	REGISTERS		
GB	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF	11/03/1999	826179
	DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK		
	SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A		
	HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND		
	REGISTERS		
US	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF	06/16/1998	5768529
	DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK		
	SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A		
	HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND		
	REGISTERS		
DΕ	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF	11/03/1999	69605037.4
	DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK		
	SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A		
	HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND		-
	REGISTERS		
US	SYSTEM AND METHOD FOR INPUT/OUTPUT FLOW CONTROL IN A	10/26/1999	5974456
	MULTIPROCESSOR COMPUTER SYSTEM		
TW	DUAL IN-LINE MEMORY MODULE (DIMM)	09/01/1997	86284
IN	DUAL IN-LINE MEMORY MODULE (DIMM)	08/31/2002	188196
KR	DUAL IN-LINE MEMORY MODULE (DIMM)	05/21/1999	215267
AU	DUAL IN-LINE MEMORY MODULE (DIMM)	05/15/1996	707453
GB	DUAL IN-LINE MEMORY MODULE (DIMM)	05/14/1996	744748
EP	DUAL IN-LINE MEMORY MODULE (DIMM)	10/18/2000	744748
FR	DUAL IN-LINE MEMORY MODULE (DIMM)	10/18/2000	744748
IT	DUAL IN-LINE MEMORY MODULE (DIMM)	10/18/2000	744748
EΡ	DUAL IN-LINE MEMORY MODULE (DIMM)	04/10/2002	1020864 1020864
FR	DUAL IN-LINE MEMORY MODULE (DIMM)	04/10/2002	
GB	DUAL IN-LINE MEMORY MODULE (DIMM)	04/10/2002	1020864 69610662
DE	DUAL IN-LINE MEMORY MODULE (DIMM)	10/18/2000	69620650.
DE	DUAL IN LINE MEMORY MODULE (DIMM)	04/10/2002	5790447
บร	HIGH MEMORY CAPACITY DIMM WITH DATA AND STATE MEMORY	08/04/1998	
US	HIGH MEMORY CAPACITY DIMM WITH DATA AND STATE MEMORY	04/11/2000	6049476
-		03/10/1998	5727037
119	SYSTEM & METHOD TO REDUCE PHASE OFFSET & PHASE JITTER IN	03/10/1990	3.2.33.
บร	PHASE-LOCKED & DELAY-LOCKED LOOPS USING SELF-BIASED	i	1
	CIRCUITS	·	1

4

ountry		Issue Date	Patent
US	RAID SYSTEM WITH FIBER CHANNEL ARBITRATED LOOP	09/22/1998	5812754
US	HEATSINK AND METHOD OF FORMING A HEATSINK	11/03/1998	5829512
ับร	SYSTEM AND METHOD FOR SAVING STATE INFORMATION IN AN	11/10/1998	5835717
	INTERACTIVE TELEVISION SYSTEM		
US	SYSTEM AND METHOD FOR MEDIA STREAM SYNCHRONIZATION	05/12/1998	5751280
	WITH A BASE ATOM INDEX FILE AND AN AUXILIARY ATOM INDEX	J	0.0.200
	FILE		
US	SYSTEM & METHOD USING COVER BUNDLES TO PROVIDE	09/01/1998	5802284
•-	IMMEDIATE FEEDBACK TO A USER IN AN INTERACTIVE TELEVISION	03/01/1330	3002204
	ENVIRONMENT		
US	SYSTEM AND METHOD FOR RESOURCE RECOVERY IN A	04/27/2004	6728895
O3	DISTRIBUTED SYSTEM	04/2/1/2004	0/20093
110			
US	SYSTEM AND METHOD FOR COORDINATING COMMUNICATION	07/21/1998	5784567
	BETWEEN LAYERS OF A LAYERED COMMUNICATION SYSTEM		
US	MULTI-CONFIGURABLE PUSH-PULL/OPEN-DRAIN DRIVER CIRCUIT	09/22/1998	5811997
US	SYSTEM AND METHOD TO REDUCE PHASE JITTER IN DELAY-	08/04/1998	5790612
	LOCKED LOOPS		
US	ANTIALIASING OF SILHOUETTE EDGES	04/21/1998	5742277
US	OPERATING SYSTEM HAVING A MECHANISM FOR HANDLING A	08/21/2001	6279028
	GROUP OF RELATED PROCESSES RESIDING ON SEPARATE	•	
	MACHINES		
US	DIMM PAIR WITH DATA MEMORY AND STATE MEMORY	11/11/1997	5686730
US	ACKNOWLEDGE TRIGGERED FORWARDING OF EXTERNAL BLOCK	11/03/1998	5832306
	DATA RESPONSES IN A MULTIPROCESSOR	ţ	
US	SYSTEM AND METHOD FOR UNCACHED STORE BUFFERING IN A	10/05/1999	5963981
	MICROPROCESSOR		
US	SYSTEM AND METHOD FOR GENERATING AND DISPLAYING	03/30/1999	5889529
	COMPLEX GRAPHIC IMAGES AT A CONSTANT FRAME RATE		
US	SYSTEM AND METHOD FOR ALLOWING A PERFORMER TO CONTROL	08/04/1998	5790124
	AND INTERACT WITH AN ON-STAGE DISPLAY DEVICE		
US	PROCEDURE AND SYSTEM FOR PLACEMENT OPTIMIZATION OF	05/26/1998	5757658
	CELLS WITHIN CIRCUIT BLOCKS BY OPTIMIZING PLACEMENT OF	: i	
	INPUT/OUTPUT PORTS WITHIN AN INTEGRATED CIRCUIT DESIGN		
US	OUTPUT PIN FOR SELECTIVELY OUTPUTTING ONE OF A PLURALITY	02/10/1998	5717695
	OF SIGNALS INTERNAL TO A SEMICONDUCTOR CHIP ACCORDING		
	TO A PROGRAMMABLE REGISTER FOR DIAGNOSTICS		
US	A METHOD TO PIPELINE WRITE MISSES IN SHARED CACHE	02/23/1999	5875468
	MULTIPROCESSOR SYSTEMS		5660460
US	READILY REMOVABLE HEAT SINK ASSEMBLY	09/02/1997	5662163
US	APPARATUS AND METHOD FOR DETERMINING THE SPEED OF A	10/06/1998	5818250
	SEMICONDUCTOR CHIP	20/00/4/007	5671235
US	SCAN CHAIN FOR SHIFTING THE STATE OF A PROCESSOR INTO	09/23/1997	307 (235
	MEMORY AT A SPECIFIED POINT DURING SYSTEM OPERATION FOR		
	TESTING PLIRPOSES		5004700
US	SYSTEM AND METHOD FOR AN ICONIC DRAG AND DROP INTERFACE	09/01/1998	5801700
U.S	FOR ELECTRONIC FILE TRANSFER	!	
IIC -	COA DRIVE OLED ASSEMBLY	08/05/1997	5654873
<u>US</u>	TARTHOD FOR SEEDING A PSELIDO-RANDOM NUMBER GENERATOR	03/24/1998	5732138
US	WITH A CRYPTOGRAPHIC HASH OF A DIGITIZATION OF A CHAOTIC		
	OVOTEM		
	SYSTEM HIGH PERFORMANCE SPIRAL HEAT SINK	08/26/1997	5661638

5

Country	Title	Issue Date	Patent
US	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	12/18/2001	6331856
	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS	1	
	AND DIGITAL AUDIO SIGNAL PROCESSING	į	
US	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	01/29/2002	6342892
•	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS	0112312302	00-2002
	AND DIGITAL AUDIO SIGNAL PROCESSING		
US	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	07/15/2003	6593929
03	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS	07/15/2003	0393929
	AND DIGITAL AUDIO SIGNAL PROCESSING		
US	RESTORATION FILTER FOR TRUNCATED PIXELS	12/16/1997	5699079
EP	SYSTEM AND METHOD FOR MERGING PIXEL FRAGMENTS BASED	03/31/2004	EP 775982
	ON DEPTH RANGE VALUES		
US	SYSTEM AND METHOD FOR MERGING PIXEL FRAGMENTS BASED	12/29/1998	5854631
	ON DEPTH RANGE VALUES		_
US	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	12/26/2000	6166748
	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS		
	AND DIGITAL AUDIO SIGNAL PROCESSING		
US	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	05/29/2001	6239810
	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS		
	AND DIGITAL AUDIO SIGNAL PROCESSING]	
us	HIGH PERFORMANCE LOW COST VIDEO GAME SYSTEM WITH	04/29/2003	6556197
	COPROCESSOR PROVIDING HIGH SPEED EFFICIENT 3D GRAPHICS	1	
	AND DIGITAL AUDIO SIGNAL PROCESSING		
US	DATABASE-INDEPENDENT, SCALABLE, OBJECT-ORIENTED	01/30/2001	6181336
	ARCHITECTURE AND API FOR MANAGING DIGITAL MULTIMEDIA		
	ASSETS		
US	DATABASE-INDEPENDENT, SCALABLE, OBJECT-ORIENTED	11/25/2003	6654029
	ARCHITECTURE AND API FOR MANAGING DIGITAL MULTIMEDIA		
	ASSETS		
US	COLLABORATIVE WORK ENVIRONMENT SUPPORTING THREE-	10/13/1998	5821925
	DIMENSIONAL OBJECTS AND MULTIPLE, REMOTE PARTICIPANTS		
US	COLLABORATIVE WORK ENVIRONMENT SUPPORTING THREE-	04/17/2001	6219057
-	DIMENSIONAL OBJECTS AND MULTIPLE, REMOTE PARTICIPANTS		
US	HEAT SINK WITH INTEGRAL ATTACHMENT MECHANISM	04/07/1998	5735340
US	SYSTEM AND METHOD TO EFFICIENTLY REPRESENT ALIASES AND	06/16/1998	5768596
03	INDIRECT MEMORY OPERATIONS IN STATIC SINGLE ASSIGNMENT	1001101000	0.0000
	FORM DURING COMPILATION	ļ	
	SYSTEM AND METHOD TO EFFICIENTLY REPRESENT ALIASES AND	10/10/2000	6131189
us	INDIRECT MEMORY OPERATIONS IN STATIC SINGLE ASSIGNMENT	1071072000	0.01.00
		1	
	FORM DURING COMPILATION	12/02/1997	5694532
US	A METHOD FOR SELECTING A THREE-DIMENSIONAL OBJECT FROM	12021337	3034002
	A GRAPHICAL USER INTERFACE	06/30/1998	5774704
US	APPARATUS AND METHOD FOR DYNAMIC CENTRAL PROCESSING	00/30/1990	3//4/04
	UNIT CLOCK ADJUSTMENT	07/00/2000	6418460
US	SYSTEM AND METHOD FOR FINDING PREEMPTED THREADS IN A	07/09/2002	0410400
	MULTI-THREADED APPLICATION	07146/2005	0001155
US	ACA LAND PATTERN	07/18/2000	6091155
us	SYSTEM AND METHOD FOR BUFFERING MULTIPLE FRAMES WHILE	08/03/1999	5933155
	CONTROLLING LATENCY	<u> </u>	0075560
ÜS	SYSTEM AND METHOD FOR BUFFERING MULTIPLE FRAMES WHILE	06/13/2000	6075543
00	CONTROLLING LATENCY	į	

6

Country	Title	Issue Date	Patent
US	BULK HEAD GASKET ASSEMBLY	06/23/1998	5770822
- us	COMPUTER-RELATED METHOD, SYSTEM AND PROGRAM PRODUCT	11/12/2002	6480194
	FOR CONTROLLING DATA VISUALIZATION IN EXTERNAL	i	
	DIMENSIONS(S)		
US	COMPUTER-RELATED METHOD AND SYSTEM FOR CONTROLLING	01/11/2005	6842176
00	DATA VISUALIZATION IN EXTERNAL DIMENSION(S)	•	
US	MECHANISM FOR NON-LINEAR BROWSING OF DIVERSE	11/10/1998	5835092
US	INFORMATION SOURCES	11/10/1550	3033032
	AN APPARATUS AND METHOD FOR COMPILER IDENTIFICATION OF	05/09/2000	6059839
US	1	03/09/2000	0039039
	ADDRESS DATA	00/00/4000	5040055
US	SYSTEM AND METHOD FOR CONSTANT PROPAGATION CLONING	09/22/1998	5812855
	FOR UNKNOWN EDGES IN IPA		<u> </u>
US	INTER-PROCEDURAL ANALYSIS USER INTERFACE	07/07/1998	5778212
US	COMPILER HAVING AUTOMATIC COMMON BLOCKS OF MEMORY	12/08/1998	5848275
	SPLITTING		
US	METHOD FOR SELECTING OPTIMAL PARAMETERS FOR COMPILING	05/01/2001	6226790
	SOURCE CODE		l
US	METHOD FOR UNROLLING TWO-DEEP LOOPS WITH CONVEX	05/20/2003	6567976
	BOUNDS AND IMPERFECTLY NESTED CODE, AND FOR UNROLLING		!
	ARBITRARILY DEEP NESTS WITH CONSTANT BOUNDS AND		
	IMPERFECTLY NESTED CODE		
บร	METHOD AND APPARATUS FOR EXTRACTION OF PROGRAM REGION	06/20/2000	6077311
US	DISK DRIVE LOADING MECHANISM	08/04/1998	5790373
US	COMPACT COMPUTER HOUSING (AMENDED)	06/16/1998	D395286
AU	COMPACT COMPUTER HOUSING (AMENDED)	05/29/1998	746084(TM)
FR	COMPACT COMPUTER HOUSING (AMENDED)	08/06/1997	974651
GB	COMPACT COMPUTER HOUSING (AMENDED)	09/07/1998	2068117
DE	COMPACT COMPUTER HOUSING (AMENDED)	11/07/1997	39753266 TN
US	PROGRAMMABLE PACKER AND UNPACKER WITH DITHERER	05/16/2000	6065084
บร	BROWSER DRIVEN USER INTERFACE TO A MEDIA ASSET DATABASE	04/06/1999	5893110
US	METHOD, SYSTEM AND COMPUTER PROGRAM FOR VISUALLY	01/19/1999	5861891
	APPROXIMATING SCATTERED DATA		1
US	INTERPOLATION BETWEEN RELATIONAL TABLES FOR PURPOSES	03/07/2000	6034697
	OF ANIMATING A DATA VISUALIZATION		l
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	04/16/2002	6373483
00	VISUALLY APPROXIMATING SCATTERED DATA USING COLOR TO		
	REPRESENT VALUES OF A CATEGORICAL VARIABLE		1
US	A TECHNIQUE FOR GUARANTEEING COMPLETION TIMES FOR	03/05/2002	6353844
US	BATCH JOBS WITHOUT STATIC PARTITIONING OF A MACHINE		
	RESILIENT PANEL FOR HOUSING A MACHINE	04/27/1999	5897180
US	HESILIENT PANEL FOR HOUSING A MACHINE	09/28/1999	5957556
<u>us</u>	CABLE MANAGEMENT SYSTEM FOR A COMPUTER INSTRUCTION METHODS FOR PERFORMING DATA FORMATTING	09/22/1998	5812147
บร	INSTRUCTION METHODS FOR PERFORMING DATA FORMAT HITC	32.22	_
	WHILE MOVING DATA BETWEEN MEMORY AND A VECTOR		Į.
	REGISTER FILE	04/02/2003	925687
ΕP	COMPRESSION AND DECOMPRESSION SCHEME PERFORMED ON	04/02/2003	323307
	CHARED WORKSTATION MEMORY BY MEDIA COPROCESSOR	04/02/2003	925687
FR	COMPRESSION AND DECOMPRESSION SCHEME PERFORMED ON	04/02/2003	323007
	SHARED WORKSTATION MEMORY BY MEDIA COPROCESSOR	i	<u></u>

7

Country	Title	Issue Date	Patent
GB	COMPRESSION AND DECOMPRESSION SCHEME PERFORMED ON	04/02/2003	925687
	SHARED WORKSTATION MEMORY BY MEDIA COPROCESSOR	;	
US	COMPRESSION AND DECOMPRESSION SCHEME PERFORMED ON	06/16/1998	5768445
•	SHARED WORKSTATION MEMORY BY MEDIA COPROCESSOR		
DE	COMPRESSION AND DECOMPRESSION SCHEME PERFORMED ON	04/02/2003	69720477.4
00	SHARED WORKSTATION MEMORY BY MEDIA COPROCESSOR		
US	CIRCUIT TO SEPARATE AND COMBINE COLOR SPACE COMPONENT	11/10/1998	5835729
CG	DATA OF A VIDEO IMAGE	,	
US	DIRECT MEMORY ACCESS APPARATUS FOR TRANSFERRING A	08/22/2000	6108722
US	BLOCK OF DATA HAVING DISCONTINUOUS ADDRESSES USING AN	OGIZEZOOO	V.00.02
	ADDRESS CALCULATING CIRCUIT	\	
	A METHOD AND SYSTEM FOR AN EFFICIENT USER MODE CACHE	04/11/2000	6049866
US		04/11/2000	0049000
	MANIPULATION USING A SIMULATED INSTRUCTION	00/00/1000	5015606
US	METHOD AND APPARATUS FOR ADDRESS SPACE TRANSLATION	09/29/1998	5815686
	USING A TLB	04/07/0004	0000070
US	PACKET SWITCHED ROUTER ARCHITECTURE FOR PROVIDING	01/27/2004	6683876
	MULTIPLE SIMULTANEOUS COMMUNICATIONS	07/04/4000	5704500
us	GUARANTEED BANDWIDTH ALLOCATION METHOD IN A COMPUTER	07/21/1998	5784569
	SYSTEM FOR INPUT/OUTPUT DATA TRANSFERS	00/00/0004	C00010E
US	PACKETIZED DATA TRANSMISSIONS IN A SWITCHED ROUTER	08/28/2001	6282195
	ARCHITECTURE	04/40/2006	C005404
US	PACKETIZED DATA TRANSMISSIONS IN A SWITCHED ROUTER	01/10/2006	6985484
	ARCHITECTURE		
	LICH PANDWIDTH DCLTO DACKET SMITCHED BOLITER BRIDGE	06/22/1999	5915104
US	HIGH BANDWIDTH PCI TO PACKET SWITCHED ROUTER BRIDGE	00/22/1999	3313104
US	HAVING MINIMIZED MEMORY LATENCY SYNCHRONIZATION INFRASTRUCTURE FOR USE IN A COMPUTER	06/09/1998	5764965
US	SYSTEM	00/09/1990	3704903
US	COMPRESSION CONNECTOR	03/24/1998	5730605
us	LOADING AND PLACEMENT DEVICE FOR CONNECTING CIRCUIT	12/15/1998	5848906
00	BOARDS	12101100	
US	COMPACT COMPUTER HOUSING (DESIGN)	08/04/1998	D396698
DE	COMPACT COMPUTER HOUSING (DESIGN)	10/15/1997	M9706956.6
CN	COMPACT COMPUTER HOUSING (DESIGN)	11/07/1998	104956
AU	COMPACT COMPUTER HOUSING (DESIGN)	09/21/1998	135088
FR	COMPACT COMPUTER HOUSING (DESIGN)	07/21/1997	974237
	COMPACT COMPUTER HOUSING (DESIGN)	01/14/1998	2067607
<u>GB</u>	METHOD AND SYSTEM FOR SIMULTANEOUS HIGH BANDWIDTH	11/23/1999	5991824
บร			-
	A METHOD AND APPARATUS FOR INTERACTIVELY SELECTING	11/09/1999	5982382
us	A METHOD AND APPARATUS FOR INTERACTIVEET GEEES THAT		
	AMONG THREE-DIMENSIONAL ON-SCREEN OBJECTS METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR	07/27/1999	5930803
US	METHOD, SYSTEM, AND COMPOTER PROGRAM PROSESS		
	VISUALIZING AN EVIDENCE CLASSIFIER	10/01/2002	6460049
ี บร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR		
	VISUALIZING AN EVIDENCE CLASSIFIER	07/20/2004	6766515
US	DISTRIBUTED SCHEDULING OF PARALLEL JOBS WITH NO KERNEL-		
	TO KERNEL COMMUNICATION	03/30/2004	6714960
US	EARNINGS-BASED TIME-SHARE SCHEDULING	05/23/2000	6067411
US	SARTIVE EDECLIENCY SYNTHESIZER WITH STNORHOUZATION	06/06/2000	6073090
US	SYSTEM AND METHOD FOR INDEPENDENTLY CONTROL INTO		*
•	INTERNATIONAL LOCATION AND LANGUAGE	. !	

8

Country	Title	Issue Date	Patent
US	SYSTEM FOR COMMUNICATIONS WHERE FIRST PRIORITY DATA	06/01/1999	5909594
	TRANSFER IS NOT DISTURBED BY SECOND PRIORITY DATA		
	TRANSFER AND WHERE ALLOCATED BANDWIDTH IS REMOVED		
	WHEN PROCESS TERMINATES ABNORMALLY		
US	SYSTEM FOR COMMUNICATIONS WHERE FIRST PRIORITY DATA	06/03/2003	RE38134
	TRANSFER IS NOT DISTURBED BY SECOND PRIORITY DATA		
	TRANSFER AND WHERE ALLOCATED BANDWIDTH IS REMOVED		
	WHEN PROCESS TERMINATES ABNORMALLY		
US	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	04/07/1998	D393249
DE	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	03/24/1997	M9702994.7
IT	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	02/13/2002	73445
FR	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	08/08/1997	971719
JP	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	01/25/2002	1136233
GB	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	09/23/1996	2064454
CN	HOUSING FOR DESKSIDE COMPUTER OR THE LIKE	03/19/1998	97311011.2
US	LOW-LATENCY REAL-TIME DISPATCHING IN GENERAL PURPOSE	07/27/1999	5928322
	MULTIPROCESSOR SYSTEMS		
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	01/30/2001	6182089
	DYNAMICALLY ALLOCATING LARGE MEMORY PAGES OF DIFFERENT		1
	SIZES		<u> </u>
บร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	08/29/2000	6112285
	VIRTUAL MEMORY SUPPORT FOR MANAGING TRANSLATION LOOK-		
	ASIDE BUFFERS WITH MULTIPLE PAGE SIZE SUPPORT		
บร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	09/11/2001	6289424
	MANAGING MEMORY IN A NON-UNIFORM MEMORY ACCESS SYSTEM		
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	01/01/2002	6336177
	MANAGING MEMORY IN A NON-UNIFORM MEMORY ACCESS SYSTEM		
			!
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR PAGE	11/14/2000	6148379
	SHARING BETWEEN FAULT-ISOLATED CELLS IN A DISTRIBUTED		
	SHARED MEMORY SYSTEM		
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	09/05/2000	6115790
	ORGANIZING PAGE CACHES		
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	09/28/1999	5960434
	DYNAMICALLY SIZING HASH TABLES	00/10/0001	6249802
บร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	06/19/2001	6249602
	ALLOCATING PHYSICAL MEMORY IN A DISTRIBUTED SHARED		
	MEMORY NETWORK METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10/26/1999	5974536
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10.20.1000	
	PROFILING THREAD VIRTUAL MEMORY ACCESS METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	08/21/2001	6278464
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT TOTAL)	
	VISUALIZING A DECISION-TREE CLASSIFIER REVERSE MAPPING PAGE FRAME DATA STRUCTURES TO PAGE	08/29/2000	6112286
บร			
	TABLE ENTRIES	10/06/1998	5817997
US	POWER SWITCH PLUNGER MECHANISM	10/27/1998	5826922
US	ROTARY LATCH ASSEMBLY FOR A COMPUTER HOUSING SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	02/15/2000	6026241
US	SYSTEM, METHOD AND COMPUTER PROGRAM THOUSEN SINGLE PARTIAL REDUNDANCY ELIMINATION BASED ON STATIC SINGLE		Į.
	PARTIAL HEDUNDANCE ELIMINATION BROLD STORM		
	ASSIGNMENT FORM DURING COMPILATION BAYES RULE BASED AND DECISION TREE HYBRID CLASSIFIER	01/30/2001	6182058
US	BAYES RULE BASED AND DECISION THEE THORNO OB 10011 1211	<u></u>	

Country	Title .	Issue Date	Patent
บร	SYSTEM AND METHOD FOR SELECTION OF IMPORTANT	02/15/2000	6026399
	ATTRIBUTES		
บริ	HOUSING FOR A COMPUTER	04/14/1998	D393449
DE	HOUSING FOR A COMPUTER	03/27/1997	M9703109.7
IT	HOUSING FOR A COMPUTER	02/13/2002	73450
IN	HOUSING FOR A COMPUTER	09/23/1997	173463
FR	HOUSING FOR A COMPUTER	08/22/1997	971844
JP	IHOUSING FOR A COMPUTER	01/11/2002	1135316
GB	IHOUSING FOR A COMPUTER	09/27/1996	2064556
CN	HOUSING FOR A COMPUTER	08/07/1999	97311141
US	LIGHT BAR AND REFLECTOR ASSEMBLY	01/19/1999	5861815
US	SYSTEM AND METHOD FOR SCHEDULING AN EVENT SUBJECT TO	10/05/1999	5963913
	THE AVAILABILITY OF REQUESTED PARTICIPANTS		j
US	NETWORK REQUEST DISTRIBUTION BASED ON STATIC RULES AND	01/09/2001	6173322
	DYNAMIC PERFORMANCE DATA		
US	ELECTROMAGNETIC INTERFERENCE SHIELDING ENCLOSURE AND	03/09/1999	5880930
	HEAT SINK WITH COMPRESSION COUPLING MECHANISM		
US	SYSTEM AND METHOD FOR AUTOMATICALLY CREATING A DESKTOP	03/09/1999	5880730
	ICON FOR ACCESS TO A REMOTE RESOURCE		
ับร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR PAGE	12/26/2000	6167437
	REPLICATION IN A NON-UNIFORM MEMORY ACCESS SYSTEM		1
US	CIRCUIT FOR FILTERING A POWER SUPPLY FOR NOISE SENSITIVE	10/20/1998	5825238
	DEVICES		
บร	METHOD AND SYSTEM FOR DECODING DATA ENCODED IN A	04/17/2001	6219457
	VARIABLE LENGTH CODE WORD	00/00/0000	6044424
บร	IMPROVED HOT-PLUG POWER SUPPLY FOR HIGH-AVAILABILITY	03/28/2000	6044424
	RESUMPTION OF A PREEMPTED NON-PRIVILEGED THREAD WITH	02/16/1999	5872963
บร	· ·	02/10/1999	30/2303
	NO KERNEL INTERVENTION METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	09/28/1999	5960435
US	COMPUTING HISTOGRAM AGGREGATIONS	03/20/1333	3300433
บร	CROSSBAR SWITCH WITH COMMUNICATION RING BUS	04/27/2004	6728206
US	SYSTEM AND METHOD FOR MAINTAINING TRANSLATION LOOK-	08/15/2000	6105113
03	ASIDE BUFFER (TLB) CONSISTENCY		
US	LATCHING ASSEMBLY FOR A COMPUTER	06/01/1999	5907962
US	SLIDING DOOR ASSEMBLY FOR A COMPUTER HOUSING	07/20/1999	5924780
US	METHOD AND SYSTEM FOR PERFORMING FLOATING POINT	07/03/2001	6256655
US.	OPERATIONS IN UNNORMALIZED FORMAT USING A FLOATING POINT	-	
	ACCUMULATOR		
	MEDIA CO-PROCESSOR WITH GRAPHICS, VIDEO AND AUDIO TASKS	08/14/2001	6275239
us	PARTITIONED BY TIME DIVISION MULTIPLEXING		1
	METHOD AND SYSTEM FOR DESKEWING PARALLEL BUS CHANNELS	02/29/2000	6031847
บร	METHOD AND STOTEM FOR DESIGNATION AND ASSESSMENT		
	ACOUSTIC PERSPECTIVE IN A VIRTUAL THREE-DIMENSIONAL	12/11/2001	6330486
US		<u> </u>	
	MODULAR CARD CAGE WITH CONNECTION MECHANISM	01/09/2001	6171120
US	SUCTEM AND METHOD FOR CODING COLURS AND STUDING	11/30/1999	5995655
US	COMPENSATION FACTORS USED IN COLOR SPACE CONVERSION	1	į
	COMPENSATION FACTORS COLD IN COLOTIA	1	

10

Country	Title	Issue Date	Patent
US	DISTRIBUTED CONTROL AND SYNCHRONIZATION OF MULTIPLE	04/25/2000	6055579
	DATA PROCESSORS USING FLEXIBLE COMMAND QUEUES	ì	
ÜS	METHOD AND SYSTEM FOR EFFICIENT CONTEXT SWITCHING IN A	03/27/2001	6208361
	COMPUTER GRAPHICS SYSTEM		
US	A VIDEO FRAME DETECTOR READILY ADAPTABLE TO VIDEO SIGNAL	12/12/2000	6160589
	FORMATS WITHOUT MANUAL PROGRAMMING AND METHOD FOR		
	SAME		I
DE	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION OF GRAPHICS	12/18/2002	DE69904579
	APPLICATION PROGRAMS INCLUDING SHADING LANGUAGE		
	INSTRUCTIONS		
ΕP	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION OF GRAPHICS	12/18/2002	1070301
-	APPLICATION PROGRAMS INCLUDING SHADING LANGUAGE		
	INSTRUCTIONS		
FR	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION OF GRAPHICS	12/18/2002	1070301 B1
• • • •	APPLICATION PROGRAMS INCLUDING SHADING LANGUAGE	VE TO E TO E	1070001 81
	INSTRUCTIONS		ļ
GB	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION OF GRAPHICS	12/18/2002	1070301
	APPLICATION PROGRAMS INCLUDING SHADING LANGUAGE	12.0.2002	1070001
	INSTRUCTIONS]]
US	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION OF GRAPHICS	06/10/2003	6578197
	APPLICATION PROGRAMS INCLUDING SHADING LANGUAGE	00.10.2000	30,0,0,
	INSTRUCTIONS		{
US	HASHED DIRECT-MAPPED TEXTURE CACHE	05/15/2001	6233647
US	MULTIPLE LIGHT SOURCE COLOR BALANCING SYSTEM WITHIN A	04/02/2002	6366270
	LIQUID CRYSTAL FLAT PANEL DISPLAY	0 "022002	0000270
บร	MULTIPLE LIGHT SOURCE COLOR BALANCING SYSTEM WITHIN A	03/18/2003	6535190
	LIQUID CRYSTAL FLAT PANEL DISPLAY		
บร	INTEGRAL ACTUATOR FOR A PRINTED CIRCUIT BOARD	10/19/1999	5967825
US	LIQUID CRYSTAL FLAT PANEL DISPLAY WITH ENHANCED	06/05/2001	6243068
	BACKLIGHT BRIGHTNESS AND SPECIALLY SELECTED LIGHT		1
	SOURCES		<u>}</u>
US	LIQUID CRYSTAL FLAT PANEL DISPLAY WITH ENHANCED	09/10/2002	6448955
	BACKLIGHT BRIGHTNESS AND SPECIALLY SELECTED LIGHT	į	
	SOURCES	<u> </u>	<u> </u>
บร	LIQUID CRYSTAL FLAT PANEL DISPLAY WITH ENHANCED	12/02/2003	6657607
	BACKLIGHT BRIGHTNESS AND SPECIALLY SELECTED LIGHT		
	SOURCES		
บร	INTERCONNECT CAPACITIVE EFFECTS ESTIMATION	11/06/2001	6314546
US	EXCHANGING MESSAGES BETWEEN COMPUTER SYSTEMS	07/20/2004	6766358
	COMMUNICATIVELY COUPLED IN A COMPUTER SYSTEM NETWORK	1	
.,	A DOWN ON OUR PROPERTY AND	01/20/2004	6680636
US	METHOD AND SYSTEM FOR CLOCK CYCLE MEASUREMENT AND	01/20/2004	0000050
	DELAY OFFSET	07/15/2002	6594787
US	AN INPUT/OUTPUT DEVICE MANAGED TIMER PROCESS	07/15/2003	6650327
US	DISPLAY SYSTEM HAVING FLOATING POINT RASTERIZATION AND	11/10/2003	000002/
	FLOATING POINT FRAME BUFFERING	09/18/2001	6292200
US	APPARATUS AND METHOD FOR UTILIZING MULTIPLE RENDERING	U9/18/2001	0232200
	PIPES FOR A SINGLE 3-D DISPLAY	 	69804131.
DK	ROUTER TABLE LOOKUP MECHANISM	10/10/1000	5970232
US	ROUTER TABLE LOOKUP MECHANISM	10/19/1999	39/0232

11

Country	Title	Issue Date	Patent
US	MULTIPROCESSOR COMPUTER SYSTEM AND METHOD FOR	10/14/2003	6633958
	MAINTAINING CACHE COHERENCE UTILIZING A MULTI-DIMENSIONAL	į	
	CACHE COHERENCE DIRECTORY STRUCTURE	1	
US	SYSTEM AND METHOD FOR FAST BARRIER SYCHRONIZATION	04/10/2001	6216174
US	METHOD AND APPARATUS FOR PROCESSING A SET OF DATA	10/23/2001	6308250
	VALUES WITH PULRAL PROCESSING UNITS USING MASK BITS	}	
	GENERATED BY OTHER PROCESSING UNITS	1	
US	ELECTRICALLY CONDUCTIVE PATH THROUGH A DIELECTRIC	04/01/2003	6541853
00	MATERIAL	0 1/2000	0011000
110	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10/03/2000	6128775
US	PERFORMING REGISTER PROMOTION VIA LOAD AND STORE	10/03/2000	0120773
	PLACEMENT OPTIMIZATION WITHIN AN OPTIMIZING COMPILER		
	PLACEMENT OF TIMIZATION WITHIN AN OPTIMIZING COMPILER		
US	QUANTUM ACCELERATION OF CONVENTIONAL NON-QUANTUM	06/27/2000	6081882
03	COMPUTERS		
US	METHOD SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10/09/2001	6301579
	VISUALIZING A DATA STRUCTURE		
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	10/09/2001	6301704
03	USING STATIC SINGLE ASSIGNMENT FORM AS A PROGRAM	100002001	5551751
	REPRESENTATION AND A MEDIUM FOR PERFORMING GLOBAL	1	
	SCALAR OPTIMIZATION	{	
US	METHOD AND APPARATUS FOR COMPRESSING AND	06/06/2006	7058218
	UNCOMPRESSING IMAGE DATA	1	
us	METHOD AND APPARATUS FOR BROADCASTING INVALIDATION	07/16/2002	6421712
03	MESSAGES IN A COMPUTER SYSTEM		
		00/00/4000	5070005
US	MEMORY SYSTEM WITH MULTIPLE ADDRESSING AND CONTROL	02/09/1999	5870325
	BUSSES	00/00/0000	0070545
ບຣ	MEMORY SYSTEM WITH ADDRESSING AND CONTROL BUSSES	06/20/2000	6078515
US	SCAN INTERFACE CHIP (SIC) SYSTEM AND METHOD FOR SCAN	07/06/2004	6760876
	TESTING ELECTRONIC SYSTEMS	44/04/0000	6161706
US	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR	11/21/2000	6151706
	EXTENDING SPARSE PARTIAL REDUNDANCY ELIMINATION TO	Į .	
	SUPPORT SPECULATIVE CODE MOTION WITHIN AN OPTIMIZING	į į	
	COMPILER	01/28/2003	6513099
US	ENHANCED GRAPHICS CACHE MEMORY	05/21/2002	6393533
US	METHOD AND DEVICE FOR CONTROLLING ACCESS TO MEMORY		6816145
US	LARGE AREA WIDE ASPECT RATIO FLAT PANEL MONITOR HAVING	11/09/2004	001014
	HIGH RESOLUTION FOR HIGH INFORMATION CONTENT DISPLAY		
		0.4/00/0000	6545685
US	METHOD AND SYSTEM FOR EFFICIENT EDGE BLENDING IN HIGH	04/08/2003	0343000
	FIDELITY MULTICHANNEL COMPUTER GRAPHICS DISPLAYS	04/40/0000	D419141
บร	DISPLAY ASSEMBLY OR SIMILAR ARTICLE (DESIGN)	01/18/2000	1095736
JP	DISTLAY ASSEMBLY OR SIMILAR ARTICLE (DESIGN)	10/27/2000	6061104
us	FLAT PANEL DISPLAY AND STAND WITH VERTICAL ADJUSTMENT	05/09/2000	0001104
	The second of th	5 0010010000	6611249
US	CVETEM AND METHOD FOR PROVIDING A WIDE ASPECT HATTO PLA	08/26/2003	0011248
5 5	PANEL DISPLAY MONITOR INDEPENDENT WHITE-BALANCE	<u> </u>	<u></u>

12

Country	Title	Issue Date	Patent
US	METHOD AND APPARATUS FOR REPRESENTING, MANIPULATING AND RENDERING SOLID SHAPES USING VOLUMETRIC PRIMITIVES	07/29/2003	6600487
	METHOD AND SYSTEM FOR HYBRID MAPPING OF OBJECTS INTO A	09/02/2003	6615204
us	RELATIONAL DATA BASE TO PROVIDE HIGH-SPEED PERFORMANCE	03/02/2000	0010201
	AND UPDATE FLEXIBILITY		
	COMPUTER HOUSING	09/26/2000	D431242
US	<u></u>	09/01/2000	591467/475
FR	COMPUTER HOUSING	04/20/2000	140491
AU	COMPUTER HOUSING	08/18/1999	2083735
GB	COMPUTER HOUSING	06/16/1999	2003733
DE	COMPUTER HOUSING	06/02/1999	49905366.4
US	COMPUTER HOUSING OR SIMILAR ARTICLE (DESIGN)	11/30/1999	D417203
FR	COMPUTER HOUSING OR SIMILAR ARTICLE (DESIGN)	09/17/1999	555348
JP	COMPUTER HOUSING OR SIMILAR ARTICLE (DESIGN)	06/30/2000	1084129
GB	COMPUTER HOUSING OR SIMILAR ARTICLE (DESIGN)	08/10/1999	2082932
DE	COMPUTER HOUSING OR SIMILAR ARTICLE (DESIGN)	09/21/1999	49904122.4
US	METHOD FOR MODELING AND UPDATING A COLORIMETRIC	05/06/2003	6559826
	REFERENCE PROFILE FOR A FLAT PANEL DISPLAY		
US	METHOD FOR EFFICIENT TRANSLATION OF MEMORY ADDRESSES IN	04/24/2001	6223270
	COMPUTER SYSTEMS		
US	ADVANCED BOOT SEQUENCE FOR AN X86 COMPUTER SYSTEM	10/03/2000	6128731
	THAT MAINTAINS EXPANSION CARD DEVICE COMPATIBILITY		
US	DESIGN FOR CIRCUIT BOARD ORTHOGONAL INSTALLATION AND	07/03/2001	6256196
	REMOVAL		
US	ADVANCED FIRMWARE BOOT SEQUENCE X86 COMPUTER SYSTEM	03/12/2002	6357003
	THAT MAINTAINS LEGACY HARDWARE AND SOFTWARE		
	COMPATIBILIRTY		<u></u>
US	MEMORY SYSTEM WITH SWITCHING FOR DATA ISOLATION	09/05/2000	6115278
US	MEMORY SYSTEM WITH SWITCHING FOR DATA ISOLATION	04/10/2001	6215686
US	DOOR ASSEMBLY FOR A COMPUTER	10/17/2000	6132019
บร	COLOR CALIBRATION DEVICE FOR A DISPLAY (DESIGN)	01/25/2000	D419465
FR	COLOR CALIBRATION DEVICE FOR A DISPLAY (DESIGN)	08/25/1999	995251
JP	COLOR CALIBRATION DEVICE FOR A DISPLAY (DESIGN)	10/20/2000	1094490
GB	COLOR CALIBRATION DEVICE FOR A DISPLAY (DESIGN)	09/08/1999	2084674
DE	COLOR CALIBRATION DEVICE FOR A DISPLAY (DESIGN)	10/21/1999	49906462. 6496909
US	METHOD FOR MANAGING CONCURRENT ACCESS TO VIRTUAL	12/17/2002	6496909
~ -	MEMORY DATA STRUCTURES	04/02/2002	6366461
บร	SYSTEM AND METHOD FOR COOLING ELECTRONIC COMPONENTS	04/02/2002	
	NOISE ESTIMATION FOR COUPLED RC INTERCONNECTS IN DEEP-	05/04/2004	6732065
US	LOUIS MODON INTECRATED CIRCUITS		
	MEMORY SYSTEM INCLUDING GUIDES THAT RECEIVE MEMORY	10/07/2003	6629855
US	MEMORI STOTEM HOLODING GOIDES		
	MODULES ABSTRACT VERIFICATION ENVIRONMENT	02/15/2005	6856950
<u>us</u>	MULTIPROCESSOR SYSTEM AND METHOD OF ACCESSING DATA	11/18/2003	6651157
US	i e e e e e e e e e e e e e e e e e e e		
US			
US	THEREIN THEREIN THEATSINK ATTACH MECHANISM	01/02/2001	6169659
us us_	METERED FORCE SINGLE POINT HEATSINK ATTACH MECHANISM MULTITHREADED LAYERED-CODE PROCESSOR MULTITHREADED LAYERED-CODE PROCESSOR	01/02/2001	6169659 6769122 6879948

13

Country	Title	Issue Date	Patent
US	EFFICIENT MEMORY STRUCTURE SIMULATION FOR SEQUENTIAL	11/02/2004	6813599
	CIRCUIT DESIGN VERIFICATION	<u> i</u> _	
US	A CIRCUIT DESIGN FOR HIGH-SPEED DIGITAL COMMUNICATION	08/10/2004	6775339
US	CABLE DOCK FIXTURE WITH EMI SHIELDING	08/28/2001	6280257
US	SYSTEM AND METHOD TO PROVIDE POWER TO A SEA OF GATES	08/28/2001	6281108
	STANDARD CELL BLOCK AN OVERHEAD BUMP GRID		
US	SCAN INTERFACE CHIP (SIC) SYSTEM AND METHOD FOR SCAN	06/22/2004	6754863
	TESTING ELECTRONIC SYSTEMS		
US	SCAN INTERFACE CHIP (SIC) SYSTEM AND METHOD FOR SCAN	11/02/2004	6813739
	TESTING ELECTRONIC SYSTEMS		
US	OPTIMIZING REPEATERS POSITIONING ALONG INTERCONNECTS	05/14/2002	6389581
US	A PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE	07/09/2002	6417713
	DELAY ADJUSTMENT		
US	A PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE	10/12/2004	6803872
	DELAY ADJUSTMENT		
US	A PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE	11/26/2002	6486723
	DELAY ADJUSTMENT	1	
US	METHOD AND COMPUTER PROGRAM PRODUCT FOR GLOBAL	05/27/2003	6571387
	MINIMIZATION OF SIGN-EXTENSION AND ZERO-EXTENSION		
	OPERATIONS		
US	MODELING AND FABRICATION OF OBJECTS REPRESENTED AS	12/10/2002	6493603
	DEVELOPABLE SURFACES		
US	REMOTE ADDRESS TRANSLATION IN A MULTIPROCESSOR SYSTEM	08/02/2005	6925547
US	FLAT PANEL DISPLAY SCREEN WITH PROGRAMMABLE GAMMA	03/19/2002	6359389
	FUNCTIONALITY		
us	SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA	06/15/2004	6751636
	CONSISTENCY ACROSS MULTIPLE INSTANCES OF A DATABASE		
US	A SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA	01/31/2006	6993523
US	CONSISTENCY IN A DATA BASE PAGE	01/31/2000	0993323
us	SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA	04/13/2004	6721739
US	CONSISTENCY ACROSS MULTIPLE PAGES	04/10/2004	0721100
US	BEZEL FOR A COMPUTER	08/08/2000	D429248
US	DETERMINING A WORST CASE SWITCHING FACTOR FOR	03/05/2002	6353917
03	INTEGRATED CIRCUIT DESIGN	03.05.2002	
US	METHOD AND APPARATUS FOR PREPARING A PERSPECTIVE VIEW	11/05/2002	6476813
00	OF AN APPROXIMATELY SPHERICAL SURFACE PORTION		
US	METHOD AND APPARATUS FOR PREPARING A PERSPECTIVE VIEW	09/09/2003	6618049
00	OF AN APPROXIMATELY SPHERICAL SURFACE PORTION		
US	METHOD AND APPARATUS FOR ANALYZING BUFFER ALLOCATION	05/28/2002	6397274
03	TO A DEVICE ON A PERIPHERAL COMPONENT INTERCONNECT BUS		
US	MODULAR INPUT/OUTPUT CONTROLLER CAPABLE OF ROUTING	04/22/2003	6553446
, UG	PACKETS OVER BUSSES OPERATING AT DIFFERENT SPEEDS	1	
US	TRANSLATION OF PCI LEVEL INTERRUPTS INTO PACKET BASED	08/05/2003	6604161
US	MESSAGES FOR EDGE EVENT DRIVE MICROPROCESSORS		
	TRANSFER ATTRIBUTE ENCODING WITHIN AN ADDRESS ON A BUS	03/23/2004	6711636
บร	INVIANT FILL LINGS IN CONTRACTOR	}	

14

Country	Title	Issue Date	Patent
US	UPSTREAM SITUATED APPARATUS AND METHOD FOR PROVIDING	09/16/2003	6622182
	HIGH BANDWIDTH DATA FLOW CONTROL TO AN INPUT/OUTPUT		
	UNIT	:	
ŪS	SYSTEM AND METHOD FOR A HIERARCHICAL SYSTEM	01/18/2005	6845410
	MANAGEMENT ARCHITECTURE OF A HIGHLY SCALABLE		
	COMPUTING SYSTEM	į	
US	SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL	04/18/2006	7031420
us	DIAGNOSTIC SYSTEM AND METHOD FOR A HIGHLY SCALABLE	07/29/2003	6601183
00	COMPUTING SYSTEM		
US	COMPUTER MODULE MOUNTING SYSTEM AND METHOD	09/17/2002	6452805
us	METHOD AND APPARATUS FOR HANDLING INVALIDATION	01/15/2002	6339812
03	REQUESTS TO PROCESSORS NOT PRESENT IN A COMPUTER	0171012002	0000012
	SYSTEM		
US	METHOD AND APPARATUS FOR HANDLING INVALIDATION	06/10/2003	6578115
03	REQUESTS TO PROCESSORS NOT PRESENT IN A COMPUTER	00/10/2000	03/01/13
	SYSTEM		
US	MULTI-MODE DISPLAY	03/07/2006	7009616
US US	METHOD AND APPARATUS FOR PREFETCHING INFORMATION AND	05/31/2005	6901500
00	STORING THE INFORMATION IN A STREAM BUFFER	00.0 2000	000.000
us	METHOD AND ASSEMBLY FOR INSTALLATION OR REMOVAL OF	12/17/2002	6496385
03	PRINTED CIRCUIT CARD	12/1//2002	0430003
us	FASTENERLESS CIRCUIT BOARD SUPPORT	08/06/2002	6428352
US	PANEL	10/08/2002	D464054
US	PANEL	10/29/2002	D464973
US	INDUSTRIAL RACK	10/01/2002	D463796
US	PANEL GASKET	11/19/2002	6483024
us	PRINTED CIRCUIT BOARD CARRIER INSERTION/EXTRACTION	02/27/2001	6193532
US	ASSEMBLY	J GEETTEOO!	0100000
us	MODULAR COMPUTING ARCHITECTURE HAVING COMMON	12/07/2004	6829666
00	COMMUNICATION INTERFACE	120112001	302333
US	PARTITIONING A DISTRIBUTED SHARED MEMORY	02/04/2003	6516372
00	MULTIPROCESSOR COMPUTER TO FACILITATE SELECTIVE		
	HARDWARE MAINTENANCE		
EP	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD	11/26/2003	EP1222559
DE.	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD	11/26/2003	1222559
FR	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD	11/26/2003	1222559
GB	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD	11/26/2003	1222559
US	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD	06/15/2004	6751698
บร	NETWORK TOPOLOGY FOR A SCALABLE MULTIPROCESSOR	12/06/2005	6973559
00	SYSTEM		
US	MANAGEMENT AND SCHEDULING OF A DISTRIBUTED RENDERING	06/13/2006	7062527
US	METHOD AND SYSTEM	1	
US	MODULAR AIR MOVING SYSTEM AND METHOD	06/18/2002	6406257
US US	SYSTEM AND METHOD FOR SHARED MEMORY PROTECTION IN A	04/30/2002	6381681
			
ບຣ	SYSTEM AND METHOD FOR MEMORY PAGE MIGRATION IN A MULTI-	09/17/2002	6453408
	PROCESSOR COMPUTER	00/44/0000	CENTER
US	SYSTEM AND METHOD FOR DISTRIBUTING OUTPUT QUEUE SPACE	03/11/2003	6532501

Country	Title	Issue Date	Patent
US	METHOD AND APPARATUS FOR DECOUPLING PROCESSOR SPEED	04/08/2003	6546451
G -	FROM MEMORY SUBSYSTEM SPEED IN A NODE CONTROLLER	ļ.	
		1	
US	CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA RATE	08/21/2001	6279073
	SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY		
EP	METHOD AND APPARATUS FOR PROCESSING ERRORS IN A	07/10/2002	1221229
L. '	COMPUTER SYSTEM		
US	METHOD AND APPARATUS FOR PROCESSING ERRORS IN A	09/24/2002	6457146
OS	COMPUTER SYSTEM		5.577.5
us	SYSTEM AND METHOD FOR MINIMIZING ERROR CORRECTION CODE	11/26/2002	6487685
03	BITS IN VARIABLE SIZED DATA FORMATS	11/20/2002	0107000
us	DATA SYNCHRONIZER FOR A MULTIPLE RATE CLOCK SOURCE AND	03/04/2003	6529570
US	METHOD THEREOF	03/04/2003	0323370
US	ELECTRICAL CONNECTOR WITH LATCHING BACKPLATE ASSEMBLY	09/25/2001	6293813
US	ELECTRICAL CONNECTOR WITH EXTCHING BACKFEATE ASSEMBLE	03/23/2001	0233013
us	METHOD AND SYSTEM FOR HANDLING INTERRUPTS IN A NODE	05/13/2003	6564277
US	CONTROLLER WITHOUT ATTACHED PROCESSORS	33/13/2003	UJUNE!!
us	SYSTEM AND METHOD FOR DISPLAYING AN IMAGE USING DISPLAY	11/16/2004	6819333
US	DISTORTION CORRECTION	11/10/2004	0013333
us	ELECTRONIC DEVICE SUPPORT AND METHOD	02/04/2003	6513770
US	HOUSING GROUND BRACKET AND METHOD	06/03/2003	6574121
ບຣ	CABLE ORGANIZER AND METHOD	08/20/2003	6438309
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	07/29/2003	6601120
US	IMPLEMENTING SCALABLE MULTI-READER/SINGLE-WRITER LOCKS	Unesizous	0001120
	THE PERSON OF TH		
us	IMAGE DATA COMPRESSION AND DECOMPRESSION	01/27/2004	6683979
บร	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	06/27/2006	7068263
us	METHOD AND SYSTEM FOR SECURE REMOTE DISTRIBUTED	08/15/2006	7092983
•••	RENDERING		
		}	1
US	CARRIER FOR COMPUTER PERIPHERAL DEVICE	04/30/2002	6381139
US	TRACE RECORDER ON-CHIP TRACE RECORDING	02/28/2006	7007205
US	DEVICE AND METHOD FOR STORING INFORMATION IN MEMORY	05/18/2004	6738885
us	CONDITIONING AND FILLING SYSTEM FOR A SPRAY EVAPORATIVE	02/12/2002	6345515
•	COOLING WORKING FLUID		
US	OPTIMIZE GLOBAL NET TIMING WITH REPEATER BUFFERS	01/27/2004	6684373
US	RADIAL COMPUTER SYSTEM	01/30/2001	D436950
US	I/O IMPEDANCE CONTROLLER	03/09/2004	6703908
US	METHOD AND APPARATUS FOR RECORDING PROGRAM EXECUTION	10/14/2003	6634011
03	IN A MICROPROCESSOR BASED INTEGRATED CIRCUIT	•	
	MAY MICHOLICA LIGOTOCOLL STATES MATERIAL MATERIAL		
US	SERVER DOOR	07/17/2001	D445112
<u>บร</u> บร	DRIVE SLED DOOR	07/24/2001	D445425
<u> </u>	METHOD AND SYSTEM FOR CALCULATING INTERCONNECT	03/11/2003	6532575
US	MOMENTS AND DELAY		
	COMMON USER INTERFACE DEVELOPMENT TOOLKIT	11/29/2005	6971086
US_	CACLE LINE CONVERTER	06/15/2004	6751705
US	CACHE LINE CONVERTER	01/27/2004	6683607
US	****OWNED BY SGI JAPAN/TOSHIBA *** METHOD FOR DISPLAYING THREE-DIMENSIONAL OBJECTS AND A	1	ļ
	METHOD FOR DISPLATING TIMES-DIVINERSIGNAL OSSESSION	ì	1
	COMPUTER-READABLE STORAGE MEDIUM STORING A PROGRAM	•	
	FOR ACHIEVING THE SAME		, <u> </u>

16

Country		Issue Date	Patent_
US	METHOD AND SYSTEM FOR ESTIMATING INTERCONNECT DELAY	02/08/2005	6853969
US	METHOD AND SYSTEM FOR ESTIMATING INTERCONNECT DELAY	02/08/2005	6853969
US	METHOD AND SYSTEM FOR DETERMINING REPEATER ALLOCATION REGIONS	04/15/2003	6550048
US	METHOD AND CACHE-COHERENCE SYSTEM ALLOWING PURGING OF MID-LEVEL CACHE ENTRIES WITHOUT PURGING LOWER-LEVEL CACHE ENTRIES	01/20/2004	6681293
US	GTL+ DRIVER	03/08/2005	6864706
US	GTL+ DRIVER	02/03/2004	6686765
US	GTL + ONE-ONE/ZERO-ZERO DETECTOR	08/13/2002	6433627
US	VARIABLE MODE BI-DIRECTIONAL AND UNI-DIRECTIONAL COMPUTER COMMUNICATION SYSTEM	12/14/2004	6831924
US	DUAL-BANK FIFO FOR SYNCHRONIZATION OF READ DATA IN DOR SDRAM	07/19/2005	6920526
US	DUAL- BANK FIFO FOR SYNCHRONIZATION OF READ DATA IN DDR SDRAM	07/19/2005	6920526
US	DISCRETE DELAY LINE SYSTEM AND METHOD	02/11/2003	6518812
US	SYNTHESIS WITH AUTOMATED PLACEMENT INFORMATION FEEDBACK	03/02/2004	6701496
US	MEMORY DEVICE STORING DATA AND DIRECTORY INFORMATION THEREON, AND METHOD FOR PROVIDING THE DIRECTORY INFORMATION AND THE DATA IN THE MEMORY DEVICE	08/10/2004	6775742
US	SYSTEM AND METHOD FOR MEMORY ARBITRATION	11/09/2004	6816947
US	METHOD AND APPARATUS FOR MANAGING NODE CONTROLLERS USING PARTITIONS IN A COMPUTER SYSTEM	04/05/2005	6877029
US	SYSTEM AND METHOD FOR REDUCING MEMORY LATENCY DURING READ REQUESTS	01/13/2004	6678798
US	METHOD AND SYSTEM FOR USING HIGH COUNT INVALIDATE ACKNOWLEDGEMENTS IN DISTRIBUTED SHARED MEMORY SYSTEMS	04/06/2004	6718442
US	SYSTEM AND METHOD FOR HANDLING UPDATES TO MEMORY IN A DISTRIBUTED SHARED MEMORY SYSTEMS	07/05/2005	6915387
US	METHOD AND SYSTEM FOR MANAGING DATA AT AN INPUT/OUTPUT	02/22/2005	6859863
US	METHOD AND SYSTEM FOR MANAGING DATA AT AN INPUT/OUTPUT	02/22/2005	6859863
US	METHOD AND SYSTEM FOR STORING DATA AT INPUT/OUTPUT (I/O) INTERFACES FOR A MULTIPROCESSOR SYSTEM	09/21/2004	6795900
US	METHOD AND SYSTEM FOR EFFICIENT USE OF A MULTI- DIMENSIONAL SHARING VECTOR IN A COMPUTER SYSTEM	07/05/2005	6915388
US	SYSTEM AND METHOD FOR TRANSFERRING OWNERSHIP OF UATA	12/07/2004	6829683
US	MEMORY DAUGHTER CARD APPARATUS, CONFIGURATIONS, AND	04/27/2004	6726505
US	METHODS SYSTEM AND METHOD FOR ACCURATE ADJUSTMENT OF DISCRETE		6496048
	INTEGRATED CIRCUIT DELAY LINES	01/28/2003	6512676
US	PRINTED CIRCUIT BOARD STIFFENER		6771517

17

Country	Title	Issue Date	Patent
US	METHOD AND APPARATUS FOR ACCESSING MMR REGISTERS DISTRIBUTED ACROSS A LARGE ASIC	08/17/2004	6779072
ับร	METHOD AND SYSTEM FOR COVERING MULTIPLE RESOURCES WITH A SINGLE CREDIT IN A COMPUTER SYSTEM	02/28/2006	7007097
US	BAFFLE SYSTEM FOR AIR COOLED COMPUTER ASSEMBLY	11/19/2002	6483699
TW	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	02/16/2004	188942
US	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	02/08/2005	6853387
US	COMPACT FLAT PANEL COLOR CALIBRATIONS SYSTEM	02/08/2005	6853387
	HEAT SINK ATTACHMENT CLIP	08/13/2002	6434007
US	ASSEMBLY PROCESS AND HEAT SINK DESIGN FOR HIGH POWERED	12/14/2004	6831834
US 	PROCESSOR		
US	METHOD AND CIRCUIT FOR RELIABLE DATA CAPTURE IN THE PRESENCE OF BUS-MASTER CHANGEOVERS	01/04/2005	6839856
US	TRANSLATING WRITE COMMANDS TO INITIATE PURGE REQUESTS TO MULTIPLE PROCESSORS	08/05/2003	6604185
US	PROVIDING SHARED AND NON-SHARED ACCESS TO MEMORY IN A SYSTEM WITH PLURAL PROCESSOR COHERENCE DOMAINS	06/27/2006	7069306
us	DRIVE SLED HANDLE	07/03/2001	D444471
US	DRIVE SLED COVER	07/03/2001	D444474
US	SERVER COVER	07/03/2001	D444461
US	METHOD AND SYSTEM FOR MAINTAINING DATA AT INPUT/OUTPUT (VO) INTERFACES FOR A MULTIPROCESSOR SYSTEM	12/27/2005	6981101
บร	METHOD AND SYSTEM FOR CONTROLLING DATA ACCESS BETWEEN AT LEAST TWO MEMORY ARRANGEMENTS	01/04/2005	6839820
US	METHOD AND SYSTEM FOR CONTROLLING DATA ACCESS BETWEEN AT LEAST TWO MEMORY ARRANGEMENTS	01/04/2005	6839820
us	SYSTEM AND METHOD FOR GENERATING CLOCK SIGNALS	08/27/2002	6441666
บร	METHOD AND SYSTEM FOR SPATIALLY COMPOSITING DIGITAL VIDEO IMAGES WITH A TILE PATTERN LIBRARY	04/11/2006	7027072
US	MULTIPROCESSOR SYSTEM UTILIZING MULTIPLE LINKS TO IMPROVE POINT TO POINT BANDWIDTH	11/04/2003	6643764
บร	METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR DETERMINING A STRUCTURE OF A GRAPHICS COMPOSITOR TREE	04/25/2006	7034837
US	PRINTED CIRCUIT BOARD COMPONENT PACKAGING	11/26/2002	6487082
US	SYSTEM AND METHOD FOR REPAIRING A MEMORY COLUMN	04/20/2004	6724669
US	SYSTEM AND METHOD FOR IMPROVING SPEED OF OPERATION OF INTEGRATED CIRCUITS	09/16/2003	6621300
	METHOD AND SYSTEM FOR PREFETCHING DATA	07/12/2005	6918010
US	SYNCHRONIZATION OF VERTICAL RETRACE FOR MULTIPLE	09/14/2004	6791551
us	PARTICIPATING GRAPHICS COMPUTERS SWAP BUFFER SYNCHRONIZATION IN A DISTRIBUTED RENDERING	10/26/2004	6809733
	SYSTEM	10/08/2002	D464056
US	SERVER PRODUCT FACEPLATE	04/22/2003	D473561
US	MULTI-DEVICE FACEPLATES	02/04/2004	86962
	MULTI-DEVICE FACEPLATES		671245-4
TW_FR	MULTI-DEVICE FACEPLATES	08/02/2002	07 12-43 4

18

Country	Title	Issue Date	Patent
GB	MULTI-DEVICE FACEPLATES	07/18/2002	3002487
DE	MULTI-DEVICE FACEPLATES	03/27/2002	402028961
ÜS	SYNCHRONIZED IMAGE DISPLAY AND BUFFER SWAPPING IN A	12/14/2004	6831648
	MULTIPLE DISPLAY ENVIRONMENT	ĺ	
US	SYSTEM AND METHOD FOR DECOUPLING THE USER INTERFACE	01/10/2006	6985149
00	AND APPLICATION WINDOW IN A GRAPHICS APPLICATION		
	AND AT PLOTTICITY WITH GIVE THE PROPERTY PROPERT	į	
US	AUTOMATIC FRAME ACCUMULATOR	11/02/1999	5977965
ÜS	INCREASING COLOR ACCURACY	11/18/2003	6650337
US	CLUSTER FILE SYSTEM	09/27/2005	6950833
US	SYSTEM AND METHOD FOR GENERATING SEQUENCES AND GLOBAL	03/21/2006	7016998
	INTERRUPTS IN A CLUSTER OF NODES		
US	CACHE MEMORY FOR IDENTIFYING LOCKED AND LEAST RECENTLY	06/07/2005	6904501
	USED STORAGE LOCATIONS	••••	
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	06/06/2006	7058896
•	INTUITIVE INTERACTIVE NAVIGATION CONTROL IN VIRTUAL		
	ENVIRONMENTS		
US	SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR REAL	12/02/2003	6657624
00	TIME SHADING OF COMPUTER GENERATED IMAGES		
US	SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR	10/26/2004	6809739
	BLENDING TEXTURES DURING RENDERING OF A COMPUTER		
	GENERATED IMAGE USING A SINGLE TEXTURE AS A MASK		ı
	*** provisional combined and filed with 1251.00***		1
	non provisionals to be filed as two separate cases		
US	A METHOD OF ACCELERATING MINIFIED TEXTURED CACHE ACCESS	08/15/2000	6104415
	William of Modelli Milliam Ind Textonial Control of the Control of		
บร	BUS SPEED CONTROLLER USING SWITCHES	09/28/2004	6799238
us	SYSTEM AND METHOD FOR IMPLEMENTING SHADOWS USING PRE-	06/20/2006	7064755
-	COMPUTED TEXTURES		
US	SYSTEM AND METHOD FOR MANAGING GRAPHICS APPLICATIONS	01/03/2006	6982682
		•	
US	METHOD AND SYSTEM FOR CACHE COHERENCE IN DSM	04/05/2005	6877030
	MULTIPROCESSOR SYSTEM WITHOUT GROWTH OF THE SHARING		
	VECTOR		
US	ACTUATABLE CONNECTOR SYSTEM	01/06/2004	6672878
US	SYSTEM AND METHOD FOR SELF-CALIBRATING SENSE AMPLIFIER	03/30/2004	6714464
	STROBE		
US	EXTERNAL FAN AND METHOD FOR EXCHANGING AIR WITH	08/08/2006	7088581
	MODULAR BRICKS IN A COMPUTER SYSTEM	}	}
US	METHOD AND SYSTEM FOR EXCHANGING AIR WITH MODULAR	04/19/2005	6882531
00	PRICKS IN A COMPLITER SYSTEM		
US	MODULAR FAN BRICK AND METHOD FOR EXCHANGING AIR IN A	07/20/2004	6765795
03	PRICK-BASED COMPLITER SYSTEM		0000001
116	SYSTEM AND METHOD FOR HIERARCHICAL APPROXIMATION OF	01/10/2006	6986001
US	HEACT DECENITE VILIGED REPLACEMENT ALGURITHMS		
	POVOTENA METUOD AND COMPUTER PROGRAM PRODUCT FOR THE "	04/26/2005	6885376
บร	REAL TIME LOAD BALANCING ACROSS MULTIPLE RENDERING	!	}
	PIPELINES METHOD AND SYSTEM FOR FORMING AN OBJECT PROXY	12/14/2004	6831642

19

Country	Title	Issue Date	Patent
US	SYSTEM AND METHOD FOR IMAGE-BASED RENDERING WITH	08/02/2005	6924805
	PROXY SURFACE ANIMATION	İ	
US	COMPUTER ENCLOSURE AND METHOD FOR MANUFACTURE	11/02/2004	6813151
US	SYSTEM AND METHOD FOR ENCODING PAGE SIZE INFORMATION	08/29/2006	7100018
US	ADDRESS TRANSLATION USING A PAGE SIZE TAG	08/08/2006	7089398
	TEXTURE ROAMING VIA DIMENSION ELEVATION	03/14/2006	7012614
US	PRIMITIVE CULLING APPARATUS AND METHOD	05/31/2005	6900818
US	CLUSTER FILESYSTEM	08/27/2005	6950833
	OCOOTEST ILLUSTOREM	00/2/12/003	0330033
US	SYSTEM AND METHOD FOR REDUCING MEMORY LATENCY DURING READ REQUESTS	08/03/2005	6938128
JP	FLEXIBLE CHAINING IN VECTOR PROCESSOR WITH SELECTIVE USE OF VECTOR REGISTERS AS OPERAND AND RESULT REGISTERS	04/16/1996	2511397
US	FLEXIBLE CHAINING IN VECTOR PROCESSOR WITH SELECTIVE USE OF VECTOR REGISTERS AS OPERAND AND RESULT REGISTERS	02/13/1990	4901230
CA	PERIPHERAL INTERFACE SYSTEM	10/27/1987	1228677
JP	PERIPHERAL INTERFACE SYSTEM	06/21/1994	1850940
US	PERIPHERAL INTERFACE SYSTEM	02/21/1989	4807121
US	SYSTEM FOR MULTIPROCESSOR COMMUNICATION USING LOCAL AND COMMON SEMAPHORE AND INFORMATION REGISTERS	06/28/1988	4754398
US	DATA MODULATION INTERFACE	09/13/1988	4771440
US	ZIF EDGE CONNECTOR	10/20/1987	4700996
US	WIRE/DISK BOARD-TO-BOARD INTERCONNECT DEVICE	08/22/1989	4859188
US	LEAD BONDING OF CHIPS TO CIRCUIT BOARDS AND CIRCUIT	10/08/1991	5054192
	BOARDS TO CIRCUIT BOARDS		
US	SINGLE DISK EMULATION INTERFACE FOR AN ARRAY OF	07/07/1992	5128810
	SYNCHRONOUS SPINDLE DISK DRIVES		
US	COMPUTER SIGNAL INTERCONNECT APPARATUS	09/01/1992	5144691
US	GALLIUM ARSENIDE LOGIC DESIGN SYSTEM	10/23/1990	4965863
US	OPTICAL CLOCK DISTRIBUTION METHOD AND APPARATUS	08/15/1995	5442475
EP	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	10/21/1992	419499
	TAILGATING INSTRUCTIONS AND USING DELAY TO FACILITATE		
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF		
	RESULTS TO SAME VECTOR REGISTER		
FR	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	10/21/1992	419499
•	ITAII GATING INSTRUCTIONS AND USING DELAY TO FACILITATE		
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF		
	RESULTS TO SAME VECTOR REGISTER		
GB	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	10/21/1992	419499
~O	TAIL GATING INSTRUCTIONS AND USING DELAY TO FACILITATE		
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF		
	RESULTS TO SAME VECTOR REGISTER	}	

20

Country	Title	Issue Date	Patent
ĴР	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	08/04/2000	3095393
	TAILGATING INSTRUCTIONS AND USING DELAY TO FACILITATE		
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF	ļ	
	RESULTS TO SAME VECTOR REGISTER	i	
US	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	09/20/1994	5349677
	TAILGATING INSTRUCTIONS AND USING DELAY TO FACILITATE	ĺ	
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF		
	RESULTS TO SAME VECTOR REGISTER		
DE	APPARATUS FOR CALCULATING DELAY WHEN EXECUTING VECTOR	10/21/1992	68903280.3
0	TAILGATING INSTRUCTIONS AND USING DELAY TO FACILITATE	10.2	0000000000
	SIMULTANEOUS READING OF OPERANDS FROM AND WRITING OF		
	RESULTS TO SAME VECTOR REGISTER		
US	INTEGRATED CIRCUIT CHIP CARRIER LID	11/02/1993	5258576
US	TWO-PIECE EDGE ZIF CONNECTOR WITH SLIDING BLOCK	01/15/1991	4984993
us	PARALLEL BOARD ZIF MODULE CONNECTOR	03/27/1990	4911645
US	METHOD AND APPARATUS FOR COOLING AN INTEGRATED CIRCUIT	01/01/1991	4982153
	CHIP DURING TESTING]	1002100
US	SKEW-COMPENSATED CLOCK DISTRIBUTION SYSTEM	11/02/1993	5258660
US	METHOD OF ADJUSTING FOR CLOCK SKEW	05/09/1995	5414381
US	METHOD OF ADJUSTING CLOCK SKEW	11/14/1995	5467040
US	APPARATUS FOR SHARING MEMORY IN A MULTIPROCESSOR	08/25/1992	5142638
03	SYSTEM	00/23/1332	3142030
US	METHOD FOR SHARING MEMORY IN A MULTIPROCESSOR SYSTEM	04/13/1993	5202970
03	TOD TON STANING MEMORE IN A MOUTH NOCESSON STOTEM	04713/1993	3202570
US	FLEXIBLE AUTOMATED BONDING METHOD AND APPARATUS	07/07/1992	5127570
EP	METHOD AND APPARATUS FOR SHARING MEMORY IN A	06/08/1994	532542
	MULTIPROCESSOR SYSTEM	000000	002012
FR	METHOD AND APPARATUS FOR SHARING MEMORY IN A	06/08/1994	532542
	MULTIPROCESSOR SYSTEM	0000.000	1 5555
บร	METHOD AND APPARATUS FOR SHARING MEMORY IN A	09/21/1993	5247637
	MULTIPROCESSOR SYSTEM	1	
DE	METHOD AND APPARATUS FOR SHARING MEMORY IN A	06/08/1994	69102431.6
	MULTIPROCESSOR SYSTEM	1	
US	READ-WHILE-WRITE RAM CELL	10/16/1990	4964081
EP	MODULAR INPUT/OUTPUT SYSTEM FOR SUPERCOMPUTERS	06/28/1995	485507
FR	MODULAR INPUT/OUTPUT SYSTEM FOR SUPERCOMPUTERS	06/28/1995	485507
GB	MODULAR INPUT/OUTPUT SYSTEM FOR SUPERCOMPUTERS	06/28/1995	485507
US	MODULAR INPUT/OUTPUT SYSTEM FOR SUPERCOMPUTERS	09/13/1994	5347637
DE	MODULAR INPUT/OUTPUT SYSTEM FOR SUPERCOMPUTERS	06/28/1995	69020569.4
US	DISTRIBUTING SYSTEM FOR MULTI-PROCESSOR INPUT AND	02/07/1995	5388217
•	OUTPUT USING CHANNEL ADAPTERS	•	}
US	SINGLE DISK EMULATION INTERFACE FOR AN ARRAY OF	06/08/1993	5218689
00	ASYNCHRONOUSLY OPERATING DISK DRIVES		
US	REDUCED CAPACITANCE CHIP CARRIER	07/28/1992	5134247
US	SYSTEM FOR MULTIPROCESSOR COMMUNICATION	06/11/1996	5526487
US	HIGH POWER, HIGH DENSITY INTERCONNECT METHOD AND	07/07/1992	5127986
υĢ	APPARATUS FOR INTEGRATED CIRCUITS		!
	HIGH POWER, HIGH DENSITY INTERCONNECT METHOD AND	02/09/1993	5185502
บร	ADDADATIO COD INTEGRATED CIRCUITS		
	APPARATUS FOR INTEGRATED CIRCUITS TWISTED WIRE JUMPER ELECTRICAL INTERCONNECTOR AND	05/14/1991	5014419
υS	TAKE LED WHEE JUMPER ELECTAICAL INTERCONNECTION AND	,	

21

Country	Title	issue Date	Patent
US	DUAL CONTACT BEAM ASSEMBLY FOR AN IC TEST FIXTURE	12/29/1992	5175496
ÉΡ	A SCALABLE PARALLEL VECTOR COMPUTER SYSTEM	12/28/1994	553158
FR	A SCALABLE PARALLEL VECTOR COMPUTER SYSTEM	12/28/1994	553158
GB	A SCALABLE PARALLEL VECTOR COMPUTER SYSTEM	12/28/1994	553158
DE	A SCALABLE PARALLEL VECTOR COMPUTER SYSTEM	12/28/1994	69106384.2
US	VECTOR BIT-MATRIX MULTIPLY FUNCTIONAL UNIT	12/08/1992	5170370
US	CAM ACTUATED ELECTRICAL CONNECTOR	12/04/1990	4975074
US	AIR JET IMPINGEMENT ON MINIATURE PIN-FIN HEAT SINKS FOR	01/21/1992	5083194
	COOLING ELECTRONIC COMPONENTS	0	
US	AIR MANIFOLD FOR COOLING ELECTRONIC DEVICES	11/24/1992	5166775
US	FIBER OPTIC CHANNEL EXTENDER INTERFACE METHOD AND	02/14/1995	5390041
•	APPARATUS	021771300	3030041
US	COMMUNICATION PROTOCOL FOR TRANSFERRING INFORMATION	01/07/1997	5592487
00	ACROSS A SERIAL COMMUNICATION LINK	01/01/1997	3392401
US	FAULT TOLERANT NETWORKING ARCHITECTURE	04/27/1993	5206952
บร	METHOD OF FABRICATING METALLIZED CHIP CARRIERS FROM	01/26/1993	5182420
	WAFER-SHAPED SUBSTRATES	01/20/1993	3102420
ÚS	METHOD OF FABRICATING METALLIZED CHIP CARRIERS FROM	10/25/1994	5358826
00	WAFER-SHAPED SUBSTRATES	10/20/1994	3336020
US	ERROR RECOVERY METHOD AND APPARATUS FOR HIGH	02/01/1994	5283791
00	PERFORMANCE DISK DRIVES	02/01/1994	5283791
US	VECTOR SHIFT FUNCTIONAL UNIT FOR SUCCESSIVELY SHIFTING	01/02/1996	5481746
-	OPERANDS STORED IN A VECTOR REGISTER BY CORRESPONDING	01/02/1990	3401740
	SHIFT COUNTS STORED IN ANOTHER VECTOR REGISTER		
	The state of the s		
บร	VECTOR WORD SHIFT BY VO SHIFT COUNT IN VECTOR	12/08/1998	5848286
US	VECTOR SHIFT FUNCTIONAL UNIT FOR SUCCESSIVELY SHIFTING	08/01/2000	6098162
US	ASSOCIATIVE SCALAR DATA CACHE WITH WRITE-THROUGH	02/10/1998	5717895
บร	METHOD OF MANUFACTURING INTERCONNECT BUMPS	02/08/1994	5283948
US	METHOD AND APPARATUS FOR LASER MASKING OF LEAD BONDING	03/16/1993	5194710
EP	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	07/30/1997	571395
FR	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	07/30/1997	571395
GB	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	07/30/1997	571395
EP	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	05/10/2000	712076
FR	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	05/10/2000	712076
		<u> </u>	
GB	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	05/10/2000	712076
			{
US	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	07/18/1995	5434970
			ł
DE	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	07/30/1997	69127101.1
		ļ	j
DE	SYSTEM FOR DISTRIBUTED MULTIPROCESSOR COMMUNICATION	05/10/2000	69132195.7
	\		
บร	MULTIPROCESSING SYSTEM USING INDIRECT ADDRESSING TO	11/22/1994	5367690
	ACCESS RESPECTIVE LOCAL SEMAPHORE REGISTERS BITS FOR		
	SETTING THE BIT OR BRANCHING IF THE BIT IS SET		i j
US	SYSTEM AND METHOD FOR DISTRIBUTED MULTIPROCESSOR	07/06/1999	5920714
US	COMMUNICATIONS		!
	COMMISSION FOR		
EP	APPARATUS AND METHOD FOR TESTING OF NEW OPERATING	06/28/1995	578646

22

Country	1 Title	Issue Date	Patent
FR	APPARATUS AND METHOD FOR TESTING OF NEW OPERATING	06/28/1995	578646
	SYSTEMS THROUGH PRIVILEGED INSTRUCTION TRAPPING		
GB	APPARATUS AND METHOD FOR TESTING OF NEW OPERATING	06/28/1995	578646
	SYSTEMS THROUGH PRIVILEGED INSTRUCTION TRAPPING		
US	APPARATUS AND METHOD FOR TESTING OF NEW OPERATING	12/06/1994	5371879
US	SYSTEMS THROUGH PRIVILEGED INSTRUCTION TRAPPING	12/00/1994	3371073
	APPARATUS AND METHOD FOR TESTING OF NEW OPERATING	06/28/1995	69110908.7
DE	1	06/26/1995	09110906.7
	SYSTEMS THROUGH PRIVILEGED INSTRUCTION TRAPPING	10/04/1005	577044
EP	REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER	10/04/1995	577614
	SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED		
	MODE AND BYPASS THE OPERATING SYSTEM		
FR	REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER	10/04/1995	577614
	SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED		
	MODE AND BYPASS THE OPERATING SYSTEM		
GB	REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER	10/04/1995	577614
	SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED		
	MODE AND BYPASS THE OPERATING SYSTEM		
US	REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER	02/14/1995	5390300
	SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED		
	MODE AND BYPASS THE OPERATING SYSTEM	1	
DE	REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER	10/04/1995	69113639.4
	SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED	}	!
	MODE AND BYPASS THE OPERATING SYSTEM		
US	MEMORY RANGE MONITORING APPARATUS FOR A	03/15/1994	5295260
-00	MULTIPROCESSOR COMPUTER SYSTEM	33.13.133	0200200
US	METHOD OF FABRICATING SILICON-BASED CARRIERS	03/23/1993	5196377
US	PRINTED CIRCUIT BOARD WITH COOLING MONITORING SYSTEM	01/25/1994	5281026
EP	HIGH PERFORMANCE MANTISSA DIVIDER	09/23/1998	658256
FR	HIGH PERFORMANCE MANTISSA DIVIDER	09/23/1998	658256
GB	HIGH PERFORMANCE MANTISSA DIVIDER	09/23/1998	658256
US	HIGH PERFORMANCE MANTISSA DIVIDER	11/02/1993	5258944
DE	HIGH PERFORMANCE MANTISSA DIVIDER	09/23/1998	69321241.1
US	METALLIZED CONNECTOR BLOCK	05/18/1993	5211567
EP	SOLID STATE STORAGE DEVICE	08/23/2000	642685
	SOLID STATE STORAGE DEVICE	08/23/2000	642685
FR	SOLID STATE STORAGE DEVICE	08/23/2000	642685
GB		06/14/1994	5321697
<u>us</u>	SOLID STATE STORAGE DEVICE	08/23/2000	69329282.2
DE	SOLID STATE STORAGE DEVICE	07/16/1996	5537498
US	OPTICAL CLOCK DISTRIBUTION SYSTEM	01/14/1992	5081573
US	PARALLEL PROCESSING SYSTEM	07/06/1993	5226171
US	PARALLEL VECTOR PROCESSING SYSTEM FOR INDIVIDUAL AND	07/00/1993	5220171
	BROADCAST DISTRIBUTION OF OPERANDS AND CONTROL	1	
	INFORMATION	00/00/4000	4701700
US	DIRECT-EXECUTION MICROPROGRAMMABLE MICROPROCESSOR	08/02/1988	4761733
	SYSTEM		1-100175
US	MASSIVELY PARALLEL VECTOR PROCESSING COMPUTER	01/02/1990	4891751
US	INEAR NEAREST NEIGHBOR INTERCONNECT BUS SYSTEM	03/26/1991	5003508
DE -	SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY	08/06/2003	733236
U L	WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM	1	<u>.</u>
	SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY	08/06/2003	733236
EP	WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM		

23

Country FR			
	SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY	08/06/2003	733236
	WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM	i	
GB	SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY	08/06/2003	733236
	WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM	:	
US	SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY	06/09/1998	5765181
	WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM		
US	DIRECTION ORDER PRIORITY ROUTING OF PACKETS BETWEEN	07/02/1996	5533198
	NODES IN A NETWORKED SYSTEM	01.10	0000.00
us	CONFIGURING OF NETWORKED SYSTEM TO PERMIT REPLACEMENT	11/18/1997	5689646
03	OF FAILED MODES AND SELECTION OF ALTERNATE PATHS	11/10/1957	3003040
	OF FAILED MODES AND SELECTION OF ALTERNATE PATHS		
ΕP	BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY	07/14/1999	733234
Er		07/14/1999	733234
	MASSIVELY PARALLEL PROCESSING SYSTEMS	07/44/4000	700004
FR	BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY	07/14/1999	733234
	MASSIVELY PARALLEL PROCESSING SYSTEMS	07/14/1000	700004
GB	BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY	07/14/1999	733234
	MASSIVELY PARALLEL PROCESSING SYSTEMS	07/10/1005	E 42400E
us	BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY	07/18/1995	543499 5
	MASSIVELY PARALLEL PROCESSING SYSTEMS	07/44/4000	004405046
DE	BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY	07/14/1999	69419524.3
	MASSIVELY PARALLEL PROCESSING SYSTEMS	00/00/4004	F040050
US	APPARATUS FOR COOLING DAUGHTER BOARDS	08/30/1994	5343359
US_	BOUNDARY SCAN TESTING USING CLOCKED SIGNAL	01/23/1996	5487074
<u>us</u>	MATRIX PROCESSOR SYSTEM	08/28/2001	6282583
EΡ	MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND	07/14/1999	734554
	SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR		
	DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEM	!	
FR	MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND	07/14/1999	734554
rn.	SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR	07/14/1999	734334
	DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING	İ	
	SYSTEM		
GB	MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND	07/14/1999	734554
GD	SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR	1 0771 11 1300	, 0,00
	DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING		
	SYSTEM		
us	MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND	12/03/1996	5581705
US	SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR		
	DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING		i
	SYSTEM		
- OF	MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND	07/14/1999	69419525.
DE	SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR		
	DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING	1	•
	1	İ	
	SYSTEM PARALLEL	09/01/1999	512007
EP	CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL	1 00,0171000	
	SCALAR/VECTOR MULTIPROCESSOR SYSTEM	09/01/1999	512007
FR	CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL	1 33,5 11 133	
	TABLE AND COTON AND TIODOCCESSON SYSTEM	1	
	SCALAR/VECTOR MULTIPROCESSOR SYSTEM CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL	09/01/1999	512007

24

Country	Title	Issue Date	Patent
US	CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL	03/23/1993	5197130
	SCALAR/VECTOR MULTIPROCESSOR SYSTEM		
DE	CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL	09/01/1999	69033272.6
	SCALAR/VECTOR MULTIPROCESSOR SYSTEM		
US	INTERLEAVED MEMORY ACCESS SYSTEM HAVING VARIABLE-SIZED	10/01/1996	5561784
	SEGMENTS LOGICAL ADDRESS SPACES AND MEANS FOR	10/01/1000	5551757
	DIVIDING/MAPPING PHYSICAL ADDRESS INTO HIGHER AND LOWER		
	ORDER ADDRESSES		
US	PACKAGING ARCHITECTURE FOR A HIGHLY PARALLEL	10/05/1993	5251097
03	MULTIPROCESSOR SYSTEM	10/03/1993	3231097
US	METHOD AND APPARATUS FOR MON-SEQUENTIAL RESOURCE	05/04/4000	F000014
US	ACCESS	05/04/1993	5208914
1.10	<u> </u>	1010011000	
US	METHOD & APPARATUS FOR A SPECIAL PURPOSE BOOLEAN UNIT	12/29/1992	5175862
US	METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A	01/12/1993	5179702
-	MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT	011121330	0175752
	IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES		
us	METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A	02/27/2001	6195676
00	MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT	02/2/12001	0193070
	IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES		
US	SCALAR/VECTOR PROCESSOR	07/04/1995	5430884
us	METHOD AND APPARATUS FOR CHAINING VECTOR INSTRUCTIONS	06/17/1997	5640524
-00	THE THOU AND ALL TAILMEST SHOULD THE TEST SHOULD THE	00/17/1997	3040524
US	PARTITIONED ADDRESSING APPARATUS FOR VECTOR/SCALAR	04/28/1998	5745721
	REGISTERS	1	
US	VECTOR PROCESSOR HAVING REGISTERS FOR CONTROL BY	08/06/1996	5544337
	VECTOR RESISTERS	00,00,1000	1
US	VECTOR PROCESSOR HAVING FUNCTIONAL UNIT PATHS OF	01/28/1997	5598547
•	DIFFERING PIPELINE LENGTHS	01/20/1001	00000
US	METHOD OF PROCESSING A SEQUENCE OF CONDITIONAL VECTOR	04/22/1997	5623650
	IF STATEMENTS	0	
US	METHOD OF PROCESSING CONDITIONAL BRANCH INSTRUCTIONS IN	01/06/1998	5706490
	SCALAR/VECTOR PROCESSOR		
US	DATA PROCESSING SYSTEM FOR PROCESSING ONE AND TWO	02/10/1998	5717881
	PARCEL INSTRUCTIONS	1	
US	VECTOR/SCALAR PROCESSOR WITH SIMULTANEOUS PROCESSING	08/19/1997	5659706
	AND INSTRUCTION CACHE FILLING		1
US	METHOD AND APPARATUS FOR A MULTIPROCESSOR RESOURCE	03/12/1996	5499356
-	LOCKOUT INSTRUCTION		}
US	DISTRIBUTED ARCHITECTURE FOR INPUT/OUTPUT FOR A MULTI-	12/01/1992	5168547
-	PROCESSOR SYSTEM	1	
US	CONTROL AND MAINTENANCE SUBSYSTEM FOR USE WITH A	10/12/1993	5253359
00	MULTIPROCESSOR COMPUTER SYSTEM		
		1	
US	GLOBAL REGISTERS FOR A MULTIPROCESSOR SYSTEM	11/17/1992	5165038
US	METHOD AND APPARATUS FOR ACCESSSING GLOBAL REGISTERS	06/04/1996	5524255
	IN A MULTIPROCESSOR SYSTEM	1	
	(CONTRACT IN TOOLS OF STREET	}	1
LIC	METHOD AND APPARATUS FOR A MULTIPLE REQUEST TOGGLING	12/01/1992	5168570
us	PRIORITY SYSTEM	•	
	PENDULI 1 313 IEM	L	1

25

Country	Title	Issue Date	Patent
US	DEDICATED CENTRALIZED SIGNALING MECHANISM FOR	08/24/1993	5239629
	SELECTIVELY SIGNALING DEVICES IN A MULTI-PROCESSOR	•	
	SYSTEM	İ	
US	FAST INTERRUPT MECHANISM FOR INTERRUPTING PROCESSORS	03/09/1993	5193187
00	IN PARALLEL IN A MULTIPROCESSOR SYSTEM WHEREIN	00.00.1000	0.00.0.
	PROCESSORS ARE ASSIGNED PROCESS ID NUMBERS		
	METHOD AND APPARATUS FOR SINGLE STEP CLOCKING ON SIGNAL	10/08/1991	5055707
us	· · · · · · · · · · · · · · · · · · ·	10/00/1991	3053707
	PATHS LONGER THAN A CLOCK CYCLE		
EP	COMPUTER WITH INTEGRATED HIERARCHICAL REPRESENTATION	12/08/1999	537257
EF		12/00/1999	337237
	OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING		
	AND OPTIMIZING DURING TARGET EXECUTION		
	COMPUTED WITH INTEGRATED HIPPARCHICAL REPRESENTATION	12/08/1999	537257
FR	COMPUTER WITH INTEGRATED HIERARCHICAL REPRESENTATION	12/06/1999	53/25/
	OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING	1	
	AND OPTIMIZING DURING TARGET EXECUTION	1	
GB	COMPUTER WITH INTEGRATED HIERARCHICAL REPRESENTATION	12/08/1999	537257
GB	OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING	120011333	331231
	AND OPTIMIZING DURING TARGET EXECUTION		
	AND OF THIRLING BURNING TANGET EXECUTION	·	
US	COMPUTER WITH INTEGRATED HIERARCHICAL REPRESENTATION	12/29/1992	5175856
•	OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING	1220,1002	0000
	AND OPTIMIZING DURING TARGET EXECUTION	1	
DE	COMPUTER WITH INTEGRATED HIERARCHICAL REPRESENTATION	12/08/1999	69131832.6
	OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING		
	AND OPTIMIZING DURING TARGET EXECUTION		
		10/00/1000	
EP	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	12/08/1999	535107
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES	10/00/1000	505407
FR	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	12/08/1999	535107
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES	40/00/4000	505407
GB	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	12/08/1999	535107
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES	1	2000070
JP	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	06/04/2002	3288372
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES		5000075
US	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	04/13/1993	5202975
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES	00004/0000	69131830.1
DE	METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A	06/21/2000	09131030.
	PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES	04/26/1994	5307478
US	METHOD FOR INSERTING A PATH INSTRUCTION DURING	04/20/1994	5507476
	COMPILATION OF COMPUTER PROGRAMS FOR PROCESSORS	1	1
	HAVING MULTIPLE FUNCTIONAL UNITS	00/44/4000	533813
EP	METHOD FOR REPRESENTING SCALAR DATA DEPENDENCIES FOR	03/11/1998	233613
	AN OPTIMIZING COMPILER	1 20/14/12/22	622012
FR	METHOD FOR REPRESENTING SCALAR DATA DEPENDENCIES FOR	03/11/1998	533813
	AN OPTIMIZING COMPILER	00/11/1000	533813
GB	METHOD FOR REPRESENTING SCALAR DATA DEPENDENCIES FOR	03/11/1998	233813
	AN OPTIMIZING COMPILER	<u> </u>	

26

Country	Title	Issue Date	Patent
US	METHOD FOR REPRESENTING SCALAR DATA DEPENDENCIES FOR	04/21/1992	5107418
	AN OPTIMIZING COMPILER	i	
DΕ	METHOD FOR REPRESENTING SCALAR DATA DEPENDENCIES FOR	03/11/1998	69129067.9
	AN OPTIMIZING COMPILER		
US	MINIATURE CONTROLLED-IMPEDANCE TRANSMISSION LINE CABLE	05/14/1991	5015800
00	AND METHOD OF MANUFACTURE		
EP	METHOD FOR EFFICIENT NON-VIRTUAL MAIN MEMORY	04/26/2000	533805
L1	MANAGEMENT	0	33333
FR	METHOD FOR EFFICIENT NON-VIRTUAL MAIN MEMORY	04/26/2000	533805
£Π	MANAGEMENT	047202000	000000
GB	METHOD FOR EFFICIENT NON-VIRTUAL MAIN MEMORY	04/26/2002	533805
GB	MANAGEMENT	04/20/2002	333003
US	METHOD FOR EFFICIENT NON-VIRTUAL MAIN MEMORY	10/27/1992	5159678
US	MANAGEMENT	10/2//1332	3133070
US	MULTILAYER INTERCONNECT SYSTEM FOR AN AREA ARRAY	01/11/1994	5276955
US	INTERCONNECTION USING SOLID STATE DIFFUSION	01/11/1994	3270333
US	METHOD & APPARATUS FOR SEPARATE MARK AND WAIT	01/10/1995	5381536
US	INSTRUCTIONS FOR PROCESSORS HAVING MULTIPLE PORTS	01/10/1555	3001300
110	TRANSMISSION LINE WITH FLUID PERMEABLE JACKET	08/25/1992	5142100
US US	METHOD AND APPARATUS FOR A UNIFIED PARALLEL PROCESSING	06/27/1995	5428803
US	ARCHITECTURE	00/2//1995	3420003
- 110		04/29/1997	5625831
US	EXTENDIBLE CLOCK MECHANISM	03/08/1994	5293626
บร	CLOCK DISTRIBUTION APPARATUS AND PROCESS PARTICULARLY	03/06/1994	5293626
	USEFUL IN MULTIPROCESSOR SYSTEMS DUAL LEVEL SCHEDULING OF PROCESS TO MULTIPLE PARALLEL	05/12/1999	544822
EP	REGIONS OF A MULTITHREADED PROGRAM ON A TIGHTLY	05/12/1999	344622
	COUPLED MULTIPROCESSOR COMPUTER SYSTEM		
FR	DUAL LEVEL SCHEDULING OF PROCESS TO MULTIPLE PARALLEL	05/12/1999	544822
rn	REGIONS OF A MULTITHREADED PROGRAM ON A TIGHTLY	03/12/1999	344022
	COUPLED MULTIPROCESSOR COMPUTER SYSTEM]
	DUAL LEVEL SCHEDULING OF PROCESS TO MULTIPLE PARALLEL	05/12/1999	544822
GB	REGIONS OF A MULTITHREADED PROGRAM ON A TIGHTLY	03/12/1999	344022
			ł
	COUPLED MULTIPROCESSOR COMPUTER SYSTEM DUAL LEVEL SCHEDULING OF PROCESS TO MULTIPLE PARALLEL	08/16/1994	5339415
US	REGIONS OF A MULTITHREADED PROGRAM ON A TIGHTLY	00/10/1354	5555110
	COUPLED MULTIPROCESSOR COMPUTER SYSTEM	Į.	
	DUAL LEVEL SCHEDULING OF PROCESS TO MULTIPLE PARALLEL	05/12/1999	69131228.1
DE	REGIONS OF A MULTITHREADED PROGRAM ON A TIGHTLY	00	
	COUPLED MULTIPROCESSOR COMPUTER SYSTEM		
	COUPLED MOLTIPHOCESSON COMPOTENTS TOTAL	09/19/1995	5452452
US	SYSTEM HAVING INTEGRATED DISPATCHER FOR SELF- SCHEDULING PROCESSORS TO EXECUTE MULTIPLE TYPES OF		
		1	
	PROCESSORS	03/09/1993	5193192
US	VECTORIZED LR PARSING OF COMPUTER PROGRAMS	02/14/1995	5390329
บร	RESPONDING TO SERVICE REQUESTS USING MINIMAL SYSTEM-		
	SIDE CONTEXT IN A MULTIPROCESSOR ENVIRONMENT	04/13/1993	5202988
US	SYSTEM FOR COMMUNICATING AMONG PROCESSORS HAVING	1	
	DIFFERENT SPEEDS	02/16/1993	5187789
US	GRAPHICAL DISPLAY OF COMPILER-GENERATED INTERMEDIATE		
	TABACE DEPOSENTATION	07/12/1994	5329188
US	CLOCK PULSE MEASURING AND DESKEWING SYSTEM AND		1
	PROCESS		

27

Country		Issue Date	Patent
US	CLOCK STARTUP STABILIZATION FOR COMPUTER SYSTEMS	10/11/1994	5355397
US	VERTICAL SEMICONDUCTOR INTERCONNECTION METHOD AND STRUCTURE	08/20/1991	5041903
US	REPETITIVE SIGNAL DETECTOR FOR PREVENTING THERMAL RUNAWAY	05/23/1995	5418481
EP	VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	02/14/2001	73733 8
FR	VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	02/14/2001	737338
GB	VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	02/14/2001	737338
US	VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	07/21/1998	5784706
DE	VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	02/14/2001	69426708.2
US	SYSTEM FOR ALLOCATING MESSAGES BETWEEN VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON EACH TYPE OF VIRTUAL CHANNEL	12/10/1996	5583990
EP	MULTIDIMENSIONAL INTERCONNECTION AND ROUTING NETWORK FOR AN MPP COMPUTER	07/06/2005	733237
บร	NETWORKED MULTIPROCESSOR SYSTEM WITH GLOBAL DISTRIBUTED MEMORY AND BLOCK TRANSFER ENGINE	08/18/1998	5797035
US	MULTIPROCESSOR COMPUTER SYSTEM WITH INTERLEAVED PROCESSING ELEMENT NODES	04/07/1998	5737628
EP	APPARATUS AND METHOD FOR TESTING USING A CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS	04/12/2000	792486
FA	APPARATUS AND METHOD FOR TESTING USING A CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS	04/12/2000	792486
GB	APPARATUS AND METHOD FOR TESTING USING A CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS	04/12/2000	792486
US	APPARATUS AND METHOD FOR TESTING USING A CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS	01/09/2001	6173428
DE	APPARATUS AND METHOD FOR TESTING USING A CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS		69516303.5
US	CONFIGURABLE SPARE MEMORY CHIPS	02/21/1995	5392292
บร	RECURSIVE ADDRESS CENTRIFUGE FOR DISTRIBUTED MEMORY	12/09/1997	5696922
US	RECURSIVE ADDRESS CENTRIFUGE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS	09/12/2000	6119198
US	SYNCHRONIZED STEREOSCOPIC DISPLAY SYSTEM	09/14/1993	5245319

28

Country	Title	Issue Date	Patent
ÜS	METHOD FOR COMPILING LOOPS HAVING RECURSIVE EQUATIONS	09/21/1993	5247696
	BY DETECTING AND CORRECTING RECURRING DATA POINTS		
	BEFORE STORING THE RESULT TO MEMORY	i	
ΕP	METHODS FOR EFFICIENT DISTRIBUTION OF PARALLEL TASKS TO	06/03/1998	491342
_,	SLAVE PROCESSES IN A MULTIPROCESSING SYSTEM	33,04,004	101012
FR	METHODS FOR EFFICIENT DISTRIBUTION OF PARALLEL TASKS TO	06/03/1998	491342
	SLAVE PROCESSES IN A MULTIPROCESSING SYSTEM	00/03/1330	431042
us	METHODS FOR EFFICIENT DISTRIBUTION OF PARALLEL TASKS TO	10/26/1993	5257372
00	SLAVE PROCESSES IN A MULTIPROCESSING SYSTEM	10/20/1990	323/3/2
DE	METHODS FOR EFFICIENT DISTRIBUTION OF PARALLEL TASKS TO	06/03/1998	69129526.3
UL	SLAVE PROCESSES IN A MULTIPROCESSING SYSTEM	00/03/1990	09129020.3
	OPTIMIZATION OF ALTERNATE LOOP EXITS	44/04/4004	5004054
US		11/01/1994	5361354
US	METHOD FOR USE IN DESIGNING AN ARBITRARILY SHAPED OBJECT	09/26/1995	5453934
US	METHOD OF MANAGING DISTRIBUTED MEMORY WITHIN A	10/15/1996	5566321
	MASSIVELY PARALLEL PROCESSING SYSTEM		
US	METHOD AND APPARATUS FOR LOCKING SHARED MEMORY	07/09/1996	5535365
	LOCATIONS IN MULTIPROCESSING SYSTEMS		
US	METHOD FOR THE DYNAMIC ALLOCATION OF PAGE SIZES IN	09/01/1998	5802341
	VIRTUAL MEMORY		
US	METHOD FOR THE DYNAMIC ALLOCATION OF ARRAY SIZES IN A	12/17/1996	5586325
	MULTIPROCESSOR SYSTEM		
US	OUTER LOOP VECTORIZATION	09/01/1998	5802375
US	ARRAY ADDRESS AND LOOP ALIGNMENT CALCULATIONS	10/03/2000	6128639
US	METHOD AND APPARATUS FOR REMOVING POWER-OF-TWO	05/04/1999	5900023
	RESTRICTIONS ON DISTRIBUTED ADDRESSING		
EP	BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR	02/20/2002	829047
	MULTIPROCESSORS		
FR	BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR	02/20/2002	829047
	MULTIPROCESSORS		
GB	BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR	02/20/2002	829047
	MULTIPROCESSORS	<u> </u>	
US	BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR	02/24/1998	5721921
	MULTIPROCESSORS	<u></u>	
DE	BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR	02/20/2002	69619366.3
	MULTIPROCESSORS		
US	USING EXTERNAL REGISTERS TO EXTEND MEMORY REFERENCE	11/10/1998	5835925
	CAPABILITIES OF A MICROPROCESSOR		
US	METHOD OF HANDLING ARBITRARY SIZE MESSAGE QUEUES IN	02/22/2000	6029212
	WHICH A MESSAGE IS WRITTEN INTO AN ALIGNED BLOCK OF	İ	
	EXTERNAL REGISTERS WITHIN A PLURALITY OF EXTERNAL	(ļ
	REGISTERS		
us	STREAM BUFFERS FOR HIGH-PERFORMANCE COMPUTER MEMORY	06/02/1998	5761706
-	SYSTEMS		
	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION	01/12/2000	821816
EP	NETWORK		
	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION	01/12/2000	821816
FR		1	
	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION	01/12/2000	821816
G B	VITAL LIVE DOUBLING MECHANISTON COLLEGE COLLEGE	•	1

29

Country	Title	Issue Date	Patent
JP	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK	03/12/2004	3532574
US	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION , NETWORK	12/23/1997	5701416
DE	ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK	01/12/2000	69514550.9
US	SYSTEM FOR RANDOMLY MODIFYING VIRTUAL CHANNEL ALLOCATION AND ACCEPTING THE RANDOM MODIFICATION BASED ON THE COST FUNCTION	08/19/1997	5659796
US	TRANSPARENT RELOCATION OF REAL MEMORY ADDRESSES IN THE MAIN MEMORY OF A DATA PROCESSOR	06/09/1998	5765198
US	SYSTEM AND METHOD FOR DENSITY TIME VECTOR CONDITIONAL OPERATIONS	08/17/1999	5940625
US	SPATIAL DERIVATIVE BUS ENCODER AND DECODER	11/12/2002	6480548
US	DAUGHTER CARD ASSEMBLY	06/02/1998	5761043
us	MESSAGING IN DISTRIBUTED MEMORY MULTIPROCESSING SYSTEM HAVING SHELL CIRCUITRY FOR ATOMIC CONTROL OF MESSAGE STORAGE QUEUE'S TAIL POINTER STRUCTURE IN LOCAL MEMORY	11/24/1998	5841973
บร	MASSIVELY PARALLEL PROCESSING SYSTEM USING TWO DATA PATHS: ONE CONNECTING ROUTER CIRCUIT TO THE INTERCONNECT NETWORK AND THE OTHER CONNECTING ROUTER CIRCUIT TO I/O CONTROLLER	01/26/1999	5864738
EP	VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON-FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL	11/24/1999	858633
FR	VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON-FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL	11/24/1999	858633
GB	VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON-FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL	11/24/1999	858633
us	VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON-FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL	04/25/2000	6055618
DE	VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON-FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL	11/24/1999	69605319.5
US	SYSTEM FOR ARBITRATING PACKETIZED DATA FROM THE NETWORK TO THE PERIPHERAL RESOURCES AND PRIORITIZING THE DISPATCHING OF PACKETS ONTO THE NETWORK	06/02/1998	5761534
บร	COOLING APPROACH FOR HIGH POWER INTEGRATED CIRCUITS MOUNTED ON PRINTED CIRCUIT BOARDS	06/16/1998	5768104
US	AIR OR LIQUID COOLED COMPUTER MODULE COLD PLATE	10/23/2001	6305463
us	COOLING CAP METHOD AND APPARATUS FOR TAB PACKAGED INTEGRATED CIRCUITS	09/08/1998	5805418
US	COOLING CAP METHOD AND APPARATUS FOR TAB PACKAGED INTEGRATED CIRCUITS	10/05/1999	5963428 5694028
US	METHOD AND APPARATUS FOR ADJUSTING THE POWER SUPPLY VOLTAGE PROVIDED TO MICROPROCESSORS	12/02/1997	
US	RECONFIGURABLE RING-BASED NETWORK SYSTEM	05/15/2001	6233704

30

Country	Title	Issue Date	Patent
ŪS	ADAPTIVE CONGESTION CONTROL MECHANISM FOR MODULAR	05/05/1998	5748900
	COMPUTER NETWORKS	•	
US	ADAPTIVE CONGESTION CONTROL MECHANISM FOR MODULAR	09/28/1999	5958017
	COMPUTER NETWORKS		
US	METHOD AND APPARATUS FOR COOLING DAUGHTER CARD	09/01/1998	5801924
00	MODULES	i	
US	RAID SYSTEM USING I/O BUFFER SEGMENT TO TEMPORARY STORE	01/19/1999	5862313
03	STRIPED AND PARITY DATA AND CONNECTING ALL DISK DRIVES VIA	01/13/1333	3002313
	A SINGLE TIME MULTIPLEXED NETWORK		
- 116	RAID-5 PARITY GENERATION AND DATA RECONSTRUCTION	00/00/4000	E005700
<u> US</u>		09/08/1998	5805788
US	DEMOUNTEABLE, COMPLIANT AREA ARRAY INTERCONNECT	11/07/2000	6142789
US	DIAMOND-BASED TRANSFORMERS AND POWER CONVERTERS	01/30/2001	6181231
US	LARGE AREA, MULTI-DEVICE HEAT PIPE FOR STACKED MCM-BASED SYSTEMS	04/25/2000	6055157
US	ADAPTIVE BANDWIDTH SHARING	03/20/2001	6205119
US	SYSTEM AND METHOD FOR STACKING OF INTEGRATED CIRCUIT	01/09/2001	6172874
	PACKAGES		
US	THE FABRICATION OF TEST LOGIC FOR LEVEL SENSITIVE SCAN ON	07/18/2000	6092226
	A CIRCUIT		
US	EMBEDDING A DIGITAL SIGNATURE IN A VIDEO SEQUENCE	09/28/1999	5960081
US	POROUS METAL HEAT SINK	01/25/2000	6018459
US	SERIALIZED RACE-FREE VIRTUAL BARRIER NETWORK	07/04/2000	6085303
US	HYBRID HYPERCUBE/TORUS ARCHITECTURE	05/08/2001	6230252
EP	ROUTER TABLE LOOKUP MECHANISM	03/06/2002	1032887
FR	ROUTER TABLE LOOKUP MECHANISM	03/06/2002	1032887
GB	ROUTER TABLE LOOKUP MECHANISM	03/06/2002	1032887
US	DISTRIBUTED VECTOR ARCHITECTURE	08/31/1999	5946496
US	STOP ALIGN LATERAL MODULE TO MODULE INTERCONNECT	09/12/2000	6116915
US	FLOATING-POINT ADDER PERFORMING FLOATING-POINT AND	03/04/2003	6529928
	INTEGER OPERATIONS		30200
US	INTERLEAVING MEMORY IN DISTRIBUTED VECTOR ARCHITECTURE	06/15/1999	5913069
	MULTIPROCESSOR SYSTEM		
ΕP	MESSAGE BUFFERING FOR A COMPUTER-BASED NETWORK	11/24/2004	1038375
FR	MESSAGE BUFFERING FOR A COMPUTER-BASED NETWORK	11/24/2004	1038375
GB	MESSAGE BUFFERING FOR A COMPUTER-BASED NETWORK	11/24/2004	1038375
US	MESSAGE BUFFERING FOR A COMPUTER-BASED NETWORK	07/03/2001	6256677
DE	MESSAGE BUFFERING FOR A COMPUTER-BASED NETWORK	11/24/2004	69827843.7
US	METHOD AND APPARATUS FOR PARTIAL-SCAN BUILT-IN SELF-TEST	02/19/2002	6349398
US	1		•
	PRECISE DETECTION OF ERRORS USING HARDWARE WATCHPOINT	11/16/1999	5987626
us		1	
	METHOD FOR DETERMINING THE OPTIMUM LOCATIONS FOR SCAN	11/18/2003	6651197
US	METHOD FOR DETERMINING THE OFTIMOM LOCATIONS FOR SOME	1	
	LATCHES IN A PARTIAL-SCAN IC BUILT IN SELF TEST SYSTEM	05/01/2001	6226330
us	EIGEN-MODE ENCODING OF SIGNALS IN A DATA GROUP	07/24/2002	1031096
EP	VIRTUAL CHANNEL ASSIGNMENT IN LARGE TORUS SYSTEMS	07/24/2002	1031096
FR	WIDTHAL CHANNEL ASSIGNMENT IN LARGE TORUS SYSTEMS		1031096
G B	IMPTUAL CHANNEL ASSIGNMENT IN LARGE TOHUS SYSTEMS	07/24/2002	1031096
- wo	MOTHAL CHANNEL ASSIGNMENT IN LARGE TOHUS STOTEINS	07/24/2002	
	VIDTUAL CHANNEL ASSIGNMENT IN LARGE TURUS STSTEINS	08/08/2000	6101181
US DE	VIRTUAL CHANNEL ASSIGNMENT IN LARGE TORUS SYSTEMS	07/24/2002	69806798.3

31

Country	Title	Issue Date	Patent
US	AGE-BASED NETWORK ARBITRATION SYSTEM AND METHOD	01/06/2004	6674720
US	HIGH PERFORMANCE GAS COOLING SYSTEM AND METHOD	01/02/2001	6167947
US	PACKETIZED DATA TRANSMISSIONS IN A SWITCHED ROUTER	01/10/2006	6985484
	ARCHITECTURE		
US	SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA	01/31/2006	6993523
00	CONSISTENCY IN A DATA BASE PAGE	00	5555525
US	SCALABLE HYPERCUBE MULTIPROCESSOR NETWORK FOR	12/06/2005	6973559
00	MASSIVE PARALLEL PROCESSING	1200.2000	00,0000
υs	COMMON USER INTERFACE DEVELOPMENT TOOLKIT	11/29/2005	6971086
us	METHOD AND SYSTEM FOR MAINTAINING DATA AT INPUT/OUTPUT	12/27/2005	6981101
03	(I/O) INTERFACES FOR A MULTIPROCESSOR SYSTEM	122/12000	0301101
US	SYSTEM AND METHOD FOR DECOUPLING THE USER INTERFACE	01/10/2006	6985149
	AND APPLICATION WINDOW IN A GRAPHICS APPLICATION	l l	
us	SYSTEM AND METHOD FOR MANAGING GRAPHICS APPLICATIONS	01/03/2006	6982682
ŲS	SYSTEM AND METHOD FOR HIERARCHICAL APPROXIMATION OF	01/10/2006	6986001
	LEAST RECENTLY USED REPLACEMENT ALGORITHMS WITHIN A	i	r
	CACHE ORGANIZED AS TWO OR MORE SUPER-WAYS OF MEMORY		
	BLOCKS		
US	SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL	04/18/2006	7031420
	DATA SIGNALS RELATIVE TO A CLOCK		
US	MULTI-MODE DISPLAY	03/07/2006	7009616
US	METHOD AND APPARATUS FOR RECORDING TRACE DATA IN A	02/28/2006	7007205
-	MICROPROCESSOR BASED INTEGRATED CIRCUIT		
US	METHOD AND SYSTEM FOR COVERING MULTIPLE RESOURCES	02/28/2006	7007097
	WITH A SINGLE CREDIT IN A COMPUTER SYSTEM		
US	METHOD AND SYSTEM FOR SPATIALLY COMPOSITING DIGITAL	04/11/2006	7027072
	VIDEO IMAGES WITH A TILE PATTERN LIBRARY		
US	METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR	04/25/2006	7034837
	DETERMINING A STRUCTURE OF A GRAPHICS COMPOSITOR TREE		
US	SYSTEM AND METHOD FOR GENERATING SEQUENCES AND GLOBAL	03/21/2006	7016998
	INTERRUPTS IN A CLUSTER OF NODES		
US	TEXTURE ROAMING VIA DIMENSION ELEVATION	03/14/2006	7012614
US	METHOD AND APPARATUS FOR COMPRESSING AND	06/06/2006	7058218
	UNCOMPRESSING IMAGE DATA		
บร	MANAGEMENT AND SCHEDULING OF A DISTRIBUTED RENDERING	06/13/2006	7062527
	METHOD AND SYSTEM		
US	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	06/27/2006	7068263
US	PROVIDING SHARED AND NON-SHARED ACCESS TO MEMORY IN A	06/27/2006	7069306
US	SYSTEM WITH PLURAL PROCESSOR COHERENCE DOMAINS		
		06/06/2006	7058896
US	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR	30/00/2000	. 555550
	INTUITIVE INTERACTIVE NAVIGATION CONTROL IN VIRTUAL		
	ENVIRONMENTS	06/20/2006	7064755
US	SYSTEM AND METHOD FOR IMPLEMENTING SHADOWS USING PRE-	0012012000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	COMPUTED TEXTURES		
		09/15/2006	7092983
US	METHOD AND SYSTEM FOR SECURE REMOTE DISTRIBUTED	08/15/2006	1032300
UO			

32

Country	Title	Issue Date	Patent
บร	EXTERNAL FAN AND METHOD FOR EXCHANGING AIR WITH MODULAR BRICKS IN A COMPUTER SYSTEM	08/08/2006	7088581
US	SYSTEM AND METHOD FOR ENCODING PAGE SIZE INFORMATION	08/29/2006	7100018
us	ADDRESS TRANSLATION USING A PAGE SIZE TAG	08/08/2006	7089398
US	METHOD AND COMPUTER PROGRAM PRODUCT FOR PRECISE FEEDBACK DATA GENERATION AND UPDATING FOR COMPILE-TIME OPTIMIZATIONS	10/10/2006	7120906

33

Country	Title COMPUTER MOUSE	App. No. 920381	File Date 23-Jan-92	Status Pending
'jp'	SYSTEM AND METHOD FOR CONDITIONALLY	508759/96	02-Aug-95	Pending
	COMPILING A SOFTWARE COMPILATION UNIT			
DE	SYSTEM AND METHOD FOR CONDITIONALLY COMPILING A SOFTWARE COMPILATION UNIT	19581754	02-Aug-95	Pending
IN	EFFICIENT ULTRA LOW DROPOUT POWER REGULATOR	891/DEL/96	25-Apr-96	Pending
JP	PAGE MIGRATION IN A NON-UNIFORM MEMORY ACCESS (NUMA) SYSTEM	533568/96	03-May-96	Pending
JP	SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK SIGNAL TO	533514/1996	26-Apr-96	Pending
	LATCH SERIAL DATA INTO FIRST REGISTERS AND A HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND REGISTERS		:	
JP	DUAL IN-LINE MEMORY MODULE (DIMM)	120502/96	15-Jul-96	Pending
CA	DUAL IN-LINE MEMORY MODULE (DIMM)	2176642	15-May-96	Pending
JP	ANTIALIASING OF SILHOUETTE EDGES	299231/96	04-Oct-96	Pending
TW	ANTIALIASING OF SILHOUETTE EDGES	85112159	04-Oct-96	Pending
CN	ANTIALIASING OF SILHOUETTE EDGES	96112418	07-Oct-96	Pending
	ANTIALIASING OF SILHOUETTE EDGES			Pending
<u>EP</u>	and to develop the state of the	96307309.3	07-Oct-96	
JP	SYSTEM AND METHOD FOR GENERATING AND	533497/97	21-Mar-97	Pending
	DISPLAYING COMPLEX GRAPHIC IMAGES AT A			
	CONSTANT FRAME RATE		04.8407	
Đ€	SYSTEM AND METHOD FOR GENERATING AND	97916723.6	21-Mar-97	Pending
	DISPLAYING COMPLEX GRAPHIC IMAGES AT A			
	CONSTANT FRAME RATE		ا ما <u>ر</u> چندي پاره چيد دارد	
EP	SYSTEM AND METHOD FOR GENERATING AND	97916723.6	21-Mar-97	Pending
	DISPLAYING COMPLEX GRAPHIC IMAGES AT A			
	CONSTANT FRAME RATE			
GB	SYSTEM AND METHOD FOR GENERATING AND	97916723.6	21-Mar-97	Pending
	DISPLAYING COMPLEX GRAPHIC IMAGES AT A			•
	CONSTANT FRAME RATE			
JP	HIGH PERFORMANCE LOW COST VIDEO GAME	0446-96	22-Nov-96	Pending
	SYSTEM WITH COPROCESSOR PROVIDING HIGH		•	
	SPEED EFFICIENT 3D GRAPHICS AND DIGITAL AUDIO	•		
	SIGNAL PROCESSING			
EΡ	HIGH PERFORMANCE LOW COST VIDEO GAME	561718	22-Nov-95	Pending
L,	SYSTEM WITH COPROCESSOR PROVIDING HIGH			
	SPEED EFFICIENT 3D GRAPHICS AND DIGITAL AUDIO			
	SIGNAL PROCESSING			
	HIGH PERFORMANCE LOW COST VIDEO GAME	85114447	22-Nov-96	Pending
TW	SYSTEM WITH COPROCESSOR PROVIDING HIGH	33.1.1.1.1		
	SYSTEM WITH COPHOCESSOR PROVIDING THAT			
	SPEED EFFICIENT 3D GRAPHICS AND DIGITAL AUDIO			
	SIGNAL PROCESSING	96121757.X	22-Nov-96	Pending
CN	HIGH PERFORMANCE LOW COST VIDEO GAME	30121131.A	22 1404 00	. 3
	SYSTEM WITH COPROCESSOR PROVIDING HIGH			
	SPEED EFFICIENT 3D GRAPHICS AND DIGITAL AUDIO			
	SIGNAL PROCESSING			ni
	RESTORATION FILTER FOR TRUNCATED PIXELS	0446-JP	21-Nov-96	Pendin

34

Country	Title	App. No.	File Date	Status
EP	RESTORATION FILTER FOR TRUNCATED PIXELS	96308414	21-Nov-96	Pending
JP	SYSTEM AND METHOD FOR MERGING PIXEL	96352108	21-Nov-96	Pending
	FRAGMENTS BASED ON DEPTH RANGE VALUES			_
CA	COMPRESSION AND DECOMPRESSION SCHEME	2259513	03-Jul-97	Pending
	PERFORMED ON SHARED WORKSTATION MEMORY			
	BY MEDIA COPROCESSOR			
EP	PACKET SWITCHED ROUTER ARCHITECTURE FOR	97937252.1	14-Aug-97	Pending
۲.	PROVIDING MULTIPLE SIMULTANEOUS	31331232.1	14-Aug-57	rending
	· · · · · · · · · · · · · · · · · · ·			
wo	COMMUNICATIONS SYNCHRONIZATION INFRASTRUCTURE FOR USE IN A	11007/4 4050	40.4	.
VVO		US97/14652	19-Aug-97	Pending
	COMPUTER SYSTEM			
JP	SYNCHRONIZATION INFRASTRUCTURE FOR USE IN A	514672/1998	19-Aug-97	Pending
	COMPUTER SYSTEM		t. Kanada kanada da manada manada kanada kanada kanada kanada kanada kanada kanada kanada kanada kanada kanada ka	
EP	SYNCHRONIZATION INFRASTRUCTURE FOR USE IN A	97938461.7	19-Aug-97	Pending
	COMPUTER SYSTEM			ی بوید در مسجد دیان د میاند د.
US	SYSTEM PROVIDING EXTENSIBLE CONTENT	938707	26-Sep-97	Pending
	PROCESSING AND INSTALLATION IN A DISTRIBUTED	•		
	MULTIMEDIA ASSET MANAGEMENT SYSTEM			
	mar	an in the second of the second	· m · and members and a second or a second	
JP	SYSTEM AND METHOD FOR HIGH-SPEED EXECUTION	100077481	08-Apr-99	Pending
	OF GRAPHICS APPLICATION PROGRAMS INCLUDING	i		
	SHADING LANGUAGE INSTRUCTIONS	, -		
	· 		1	
US	DISPLAY SYSTEM HAVING FLOATING POINT	09/614363	12-Jul-00	Pending
	RASTERIZATION AND FLOATING POINT FRAME	•		-
	BUFFERING	;		•
US	METHOD AND APPARATUS FOR COMPRESSING AND	10/674825	01-Oct-03	Pending
	UNCOMPRESSING IMAGE DATA	:		
US	A METHOD TO ENABLE THE USE OF MORE DEVICES	09/315806	21-May-99	Pending
	AND HIGHER BUS SPEEDS BY REDUCING DEVICE		•	į.
	LOADING ON A PCI BUS	•		•
US	SYSTEM AND METHOD FOR PROVIDING A WIDE	10/650030	25-Aug-03	Allowed
	ASPECT RATIO FLAT PANEL DISPLAY MONITOR	•		:
	INDEPENDENT WHITE-BALANCE ADJUSTMENT AND	:		1
	GAMMA CORRECTION CAPABILITIES			
US	CAMABLE, BLIND MATE/DEMATE OPTICAL EDGE	09/549980	14-Apr-00	Pending
-	CONNECTOR	:	•	•
DE	MULTIPROCESSOR SYSTEM AND METHOD OF	US00/25596	19-Sep-00	Pending
DL	ACCESSING DATA THEREIN			
FR	MULTIPROCESSOR SYSTEM AND METHOD OF	US00/25596	19-Sep-00	Pending
FF	ACCESSING DATA THEREIN	• • • • • • • • • • • • • • • • • • • •	•	_
	MULTIPROCESSOR SYSTEM AND METHOD OF	US00/25596	19-Sep-00	Pending
GB	ACCECCING DATA THEREIN		•	
	ACCESSING DATA THEREIN MULTIPROCESSOR SYSTEM AND METHOD OF	2001-532400	19-Sep-00	Pending
JP	MULTIPHOCESSON STSTEM AND METHOD OF	200. 002.00	/	J
	ACCESSING DATA THEREIN	10/696146	29-Oct-03	Pending
us	MULTIPROCESSOR SYSTEM AND METHOD OF	10/030170	20 00. 30	
	ACCESSING DATA THEREIN	10/020854	14-Dec-01	Pending
US	NODE TRANSLATION AND PROTECTION IN A	(0/020004	14 060 01	
	CLUSTERED MULTIPROCESSOR SYSTEM			

35

Country	Title	App. No.	File Date	Status
US	DISPLAY CAPABLE OF DISPLAYING IMAGES IN	10/626576	25~Jul-03	Allowed
	RESPONSE TO SIGNALS OF A PLURALITY OF SIGNAL			
	FORMATS			
US	COMPENSATED CANCELLER AND EQUALIZER FOR	09/441774	17-Nov-99	Pending
	SIMULTANEOUS BI-DIRECTIONAL COMMUNICATIONS			Ū
	IN A COMPUTING SYSTEM			
US	METHOD AND SYSTEM FOR RENAMING REGISTERS IN	10/210257	31-Jul-02	Pending
00	A MICROPROCESSOR	TOILTOLOI	OT OUT OF	Chairig
us	METHOD AND SYSTEM FOR DISTRIBUTED	00/600046	30-Jun-00	Dandina
US		09/609046	30-Jun-00	Pending
	RENDERING		01111100	
<u>us</u>	BACKSHELL ASSEMBLY	10/205877	24-Jul-02	Allowed
US	SYSTEM AND METHOD FOR A HIERARCHICAL SYSTEM	09/644698	24-Aug-00	Pending
	MANAGEMENT ARCHITECTURE OF A HIGHLY			
	SCALABLE COMPUTING SYSTEM		energy of the second se	
wo	METHOD AND APPARATUS FOR HANDLING	US00/25832	19-Sep-00	Pending
	INVALIDATION REQUESTS TO PROCESSORS NOT			
	PRESENT IN A COMPUTER SYSTEM		i	
JP	MODULAR COMPUTING ARCHITECTURE HAVING	2001-526717	29-Sep-00	Pending
	COMMON COMMUNICATION INTERFACE		` ·	
EP	MODULAR COMPUTING ARCHITECTURE HAVING	967100.9	29-Sep-00	Pending
	COMMON COMMUNICATION INTERFACE			•
JP	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND	2001-526730	29-Sep-00	Pending
	METHOD		,	
us	MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND	10/868181	15-Jun-04	Pending
	METHOD			3
wo	NETWORK TOPOLOGY FOR A SCALABLE	US00/27024	29-Sep-00	Pending
	MULTIPROCESSOR SYSTEM		•	
JP	NETWORK TOPOLOGY FOR A SCALABLE	2001-526728	29-Sep-00	Pending
	MULTIPROCESSOR SYSTEM			:
ΕP	NETWORK TOPOLOGY FOR A SCALABLE	967199.1	29-Sep-00	Pending
<u></u>	MULTIPROCESSOR SYSTEM	00. 100.	20 00p 00	
wo	CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA	25296	14-Sep-00	Pending
****	RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS		:	
	MEMORY			
DE	CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA	965033.4	14-Sep-00	Pending
	RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS		;	
	MEMORY			
	CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA	965033.4	14-Sep-00	Pending
FR	RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS			
	MEMORY	965033.4	14-Sep-00	Pending
GB	CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA	303033.4	14 000 00	
	RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS			
	MEMORY	0001 506700	20-Sep-00	Pending
JP	METHOD AND APPARATUS FOR PROCESSING	2001-526709	20-3 ep- 00	1 Gridning
-	ERRORS IN A COMPUTER SYSTEM		00.100	Dondin
บร	METHOD AND SYSTEM FOR MINIMIZING AN AMOUNT	10/058050	29-Jan-02	Pending
	OF DATA NEEDED TO TEST DATA AGAINST SUBAREA			
	BOUNDARIES IN SPATIALLY COMPOSITED DIGITAL			
	VIDEO			

36

Country	Title	App. No.	File Date	Status
US	SYSTEM, METHOD, AND COMPUTER PROGRAM	09/629458	31-Jul-00	Pending
	PRODUCT FOR REMOTE GRAPHICS PROCESSING			
US	MAINTAINING MEMBERSHIP IN HIGH AVAILABILITY	09/811158	16-Mar-01	Pending
	COMPUTING SYSTEMS			
บร	COMMON USER INTERFACE DEVELOPMENT TOOLKIT	11/224376	12-Sept	Pending
	FOR A SYSTEM ADMINISTRATION PROGRAM		2005	
us	SYSTEM AND METHOD FOR RETROFITTING A	09/648150	25-Aug-00	Pending
	PROCESSOR INTO A SYSTEM DESIGNED FOR ANOTHER PROCESSOR			
us	ADDRESS-SELECTED ATTRIBUTE ENCODING AND	09/648902	25-Aug-00	Pending
	BYTE-SWAPPING	00/010002	25 Aug 00	. crianig
US	AN INTERFACE FOR SYNCHRONOUS DATA TRANSFER	09/621315	20-Jul-00	Pending
••	BETWEEN DOMAINS CLOCKED AT DIFFERENT	00/02/0/0	20 00. 00	, chang
	FREQUENCIES			;
US	METHOD AND APPARATUS FOR COMMUNICATING	09/620373	20-Jul-00	Pending
	COMPUTER DATA FROM ONE POINT TO ANOTHER			
	OVER A COMMUNICATIONS MEDIUM		,	
US	QUEUE CIRCUIT AND METHOD FOR MEMORY	09/909704	20-Jul-01	Pending
	ARBITRATION EMPLOYING SAME			J
US	SYSTEM AND METHOD FOR REMOVING DATA FROM	09/909700	20-Jul-01	Pending
	PROCESSOR CACHES IN A DISTRIBUTED			;
	MULTIPROCESSOR COMPUTER SYSTEM		State of the second second of the second second	
wo	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	US01/48111	10-Dec-01	Pending
KR	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	2003-7007593	05-Jun-03	Pending
JP	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	2002-548993	10-Dec-01	Pending
EP	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM	1990159.4	19-May-03	Pending
บร	COMPACT FLAT PANEL COLOR CALIBRATION SYSTEM		07-Feb-05	Pending
US	METHOD AND SYSTEM FOR MINIMIZING AN AMOUNT	09/689784	13-Oct-00	Pending
	OF DATA NEEDED TO COMMUNICATE TILE			
	INFORMATION IN SPATIALLY COMPOSITED DIGITAL VIDEO		,	:
us	METHOD AND SYSTEM FOR SPATIALLY COMPOSITING	09/689786	13-Oct-00	Pending
	DIGITAL VIDEO IMAGES WITH COARSE TILES			
US	FLEXIBLE FAILOVER POLICIES IN HIGH AVAILABILITY	09/997404	29-Nov-01	Pending
	COMPUTING SYSTEMS	00/04 0503	04 1.104	D
us	APPARATUS AND METHOD FOR CONTROLLING THE	09/910587	21-Jul-01	Pending
	FLOW AND ORDERING OF DATA TRANSFERRED OVER			
	MULTIPLE CHANNELS	* *		
US	METHOD AND SYSTEM FOR PRESENTING THREE-	09/888438	26-Jun-01	Pending
	DIMENSIONAL COMPUTER GRAPHICS USING			
	MULTIPLE GRAPHICS PROCESSING UNITS			

37

Country		App. No.	File Date	Status
บร	SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR REAL TIME TRANSPARENCY-BASED	10/145110	15-May-02	Pending
	COMPOSITING			
US	SYSTEM FOR SYNCHRONIZING DISPLAY OF IMAGES	10/695779	30-Oct-03	Pending
	IN A MULTI-DISPLAY COMPUTER SYSTEM	10.000110	30 30. 03	· chang
US	TRANSPARENT DISTRIBUTION AND EXECUTION OF	09/934443	20-Aug-01	Pending
	DATA IN A MULTIPROCESSOR ENVIRONMENT	40/334440	EO Aug O	i chang
us	SNAPSHOT COPY OF DATA VOLUME DURING DATA	10/682841	10-Oct-03	Pending
44	ACCESS	10/002071	10 001 00	· Criding
US	RELOCATION OF METADATA SERVER WITH	10/620387	17-Jul-03	Pending
	OUTSTANDING DMAPI REQUESTS	10/020001	77 Gai GG	rending
US	RECOVERY AND RELOCATION OF A DISTRIBUTED	10/345357	16-Jan-03	Pending
	NAME SERVICE IN A CLUSTERED FILE SYSTEM	10,040007	10 00.1 00	·
US	FAILURE HIERARCHY IN A CLUSTER FILESYSTEM	10/345371	16-Jan-03	Pending
US	MESSAGING BETWEEN HETEROGENEOUS CLIENTS	10/414245	16-Apr-03	Pending
	OF A STORAGE AREA NETWORK			
US	FAILSAFE OPERATION OF STORAGE AREA NETWORK	10/414238	16-Apr-03	Pending
US	CLUSTERED FILESYSTEM FOR MIX OF TRUSTED AND	10/414239	16-Apr-03	Pending
	UNTRUSTED NODES			
US	MULTI-CLASS HETEROGENEOUS CLIENTS IN A	10/414236	16-Apr-03	Pending
	CLUSTERED FILESYSTEM		•	
US	SYSTEM AND METHOD FOR COMMUNICATING IMAGE	10/137026	30-Apr-02	Pending
	DATA USING ERROR CORRECTION CODING			
US	DEVICES FOR MONITORING DIGITAL VIDEO SIGNALS	10/429257	05-May-03	Pending
	AND ASSOCIATED METHODS AND SYSTEMS			
1.10			or some summer or many in the	Harangan ang ama
US	SYSTEM AND METHOD FOR PROVIDING INTERACTIVE	10/112430	29-Mar-02	Pending
us	IMAGES SYSTEM AND METHOD FOR PROVIDING	10/410066	00 140-00	
US	COLLABORATION OF A GRAPHICS SESSION	10/112366	29-Mar-02	Pending
US	SYSTEM AND METHOD FOR PROVIDING INTERFRAME	10/109835	29-Mar-02	Pending
-00	COMPRESSION IN A GRAPHICS SESSION	1000000	23-18161-02	· renung
	COM TESSIST IT A SIMI THOS SESSION			1
US	SYSTEM AND METHOD FOR DISCARDING FRAMES OF	10/112392	29-Mar-02	Pending
90	AN IMAGE DURING TRANSPORT ACROSS A NETWORK			
	LINK			
us	SYSTEM AND METHOD FOR PROVIDING DYNAMIC	10/112345	29-Mar-02	Pending
	CONTROL OF A GRAPHICS SESSION			
US	METHOD, SYSTEM, AND COMPUTER PROGRAM	10/425735	30-Apr-03	Pending
	PRODUCT FOR BLENDING TEXTURES IN A TEXTURE			
	PAGING SCHEME			
US	SYSTEM AND METHOD FOR MANAGING GRAPHICS	10/208123	29-Jul-02	Allowed
	APPLICATIONS			
US	AN OPERATING SYSTEM SECURE SCHEDULAR	11/079409	15-Mar-05	Pending
US	SYSTEM AND METHOD FOR MANAGING GRAPHICS	10/207940	29-Jul-02	Pending
00	APPLICATIONS			,
wo	METHOD AND SYSTEM FOR CACHE COHERENCE IN	US02/05779	28-Feb-02	Pending
WO	DSM MULTIPROCESSOR SYSTEM WITHOUT GROWTH			
	OF THE SHARING VECTOR			•

38

Country	Title	App. No.	File Date	Status
JP	METHOD AND SYSTEM FOR CACHE COHERENCE IN	2003-573550	28-Feb-02	Pending
-	DSM MULTIPROCESSOR SYSTEM WITHOUT GROWTH			
	OF THE SHARING VECTOR			
EP	METHOD AND SYSTEM FOR CACHE COHERENCE IN	2721164.8	28-Feb-02	Pending
	DSM MULTIPROCESSOR SYSTEM WITHOUT GROWTH			ŭ
	OF THE SHARING VECTOR			
us	SYNCHRONIZATION CIRCUITS FOR THE DISTRIBUTION	10/356236	31-Jan-03	Pending
00	OF UNIQUE DATA TO SCATTERED LOCATIONS	10/000200	3. 02 00	, chang
	of chique para to scattened ecoamons			
US	MULTIPROCESSOR NETWORK MULTICASTING AND	10/607163	26-Jun-03	Pending
03	GATHERING	10/00/ /00	20 0011 00	· onomig
JP	SYSTEM AND METHOD FOR SELF-CALIBRATING	a programmy of the control of the co	26-Jun-03	Pending
31	SENSE AMPLIFIER STROBE		20 0011 00	· onamy
KR	SYSTEM AND METHOD FOR SELF-CALIBRATING	the control of the control of the state of the control of the cont	26-Jun-03	Pending
••••	SENSE AMPLIFIER STROBE			
TW	SYSTEM AND METHOD FOR SELF-CALIBRATING		26-Jun-03	Pending
	SENSE AMPLIFIER STROBE			·
WO	SYSTEM AND METHOD FOR SELF-CALIBRATING	US03/20311	26-Jun-03	Pending
	SENSE AMPLIFIER STROBE			
EP	SYSTEM AND METHOD FOR SELF-CALIBRATING	3742265.6	26-Jun-03	Pending
	SENSE AMPLIFIER STROBE	• • • • • • • • • • • • • • • • • • • •		
US	SYSTEM, METHOD, AND COMPUTER PROGRAM	10/426003	30-Apr-03	Pending
	PRODUCT FOR APPLYING DIFFERENT TRANSPORT		•	J
	MECHANISMS FOR USER INTERFACE AND IMAGE			
	PORTIONS OF A REMOTELY RENDERED IMAGE			
US	SYSTEM AND METHOD FOR CONVEYING	10/310237	04-Dec-02	Pending
	INFORMATION		(<u> </u>
US	SYSTEM AND METHOD FOR ALLOCATING COMPUTING	10/174718	18-Jun-02	Allowed
	RESOURCES			
wo	SYSTEM, METHOD AND COMPUTER PROGRAM	US03/040253	18-Dec-03	Pending
	PRODUCT FOR NEAR-REAL TIME LOAD BALANCING			
	ACROSS MULTIPLE RENDERING PIPELINES	Company of the state of the sta		
EP	REAL-TIME STORAGE AREA NETWORK		09-May-03	Pending
JP	REAL-TIME STORAGE AREA NETWORK	المتصرية وتوسادوها سعوادوانس	09-May-03	Pending
wo	REAL-TIME STORAGE AREA NETWORK	US03/14637	09-May-03	Pending
US	REAL-TIME STORAGE AREA NETWORK	10/434340	09-May-03	Pending
US	EMI CABLE BACKSHELL ASSEMBLY FOR HIGH-	10/235221	05-Sep-02	Pending
	DENSITY INTERCONNECT		04 0 00	Ronding
US	SYSTEM AND METHOD FOR CONVEYING	10/310400	04-Dec-02	Pending
	INFORMATION		10 10 00	Pending
US	SYSTEM AND METHOD FOR IMAGE-BASED	10/197845	19-Jul-02	renamg
	RENDERING WITH OBJECT PROXIES	40/005050	13-Feb-03	Pending
ŲS	GLOBAL POINTERS FOR SCALABLE PARALLEL	10/365658	12-1.60-02	,
~~	APPLICATIONS	40/024009	31-Jul-03	Pending
US	DETECTION AND CONTROL OF RESOURCE	10/631988	31-Jul-03	, chang
	CONGESTION BY A NUMBER OF PROCESSORS	401000707	11-Jul-03	Pending
บร	NETWORK FILESYSTEM ASYNCHRONOUS I/O	10/620797	11-041-03	
US	CCUEDIUMG	40/00005	17-Jul-03	Pending
116	"METHOD FOR FOLITABLE RESOURCE SHARING	10/620835	(1-001-00	,
US	BETWEEN LOCAL AND NETWORK FILESYSTEMS			

39

Country	Title	App. No.	File Date	Status
บร	SYSTEM AND METHOD FOR NETWORKED COMPUTER GRAPHICS	10/899316	27-Jul-04	Pending
us	A METHOD AND APPARATUS FOR MAINTAINING COHERENCE INFORMATION IN MULTI-CACHE SYSTEMS	10/785575	24-Feb-04	Pending
ÜS	MEMORY ACCESS MANAGEMENT IN A SHARED MEMORY MULTIPROCESSOR SYSTEM	10/687196	16-Oct-03	Allowed
US	METHOD FOR PERFORMING CACHE COHERENCY IN A COMPUTER SYSTEM	10/837057	30-Apr-04	Pending
wo	SYSTEM AND METHOD FOR PERFORMING ADDRESS TRANSLATION IN A COMPUTER SYSTEM	US2004/013485	30-Apr-04	Pending
US	SYSTEM AND METHOD FOR PERFORMING ADDRESS TRANSLATION IN A COMPUTER SYSTEM	10/835855	30-Apr-04	Pending
US	SYSTEM AND METHOD FOR PERFORMING MEMORY OPERATIONS IN A COMPUTING SYSTEM	10/836932	30-Apr-04	Pending
us	HOT PLUG-INS IN A PCI SYSTEM BUS	11/235493	26-Sept- 2005	Pending
US	FAULT TOLERANT MEMORY SYSTEM	11/136260	24-May-05	Pending
US	SYSTEM AND METHOD FOR GRAPHICS CULLING	11/043038	27-Jan-05	Pending
US	METHOD AND SYSTEM FOR CONTROLLING UTILISATION OF A FILE SYSTEM	10/912722	06-Aug-04	Pending
US	GENERATING SUBDIVISION SURFACES ON A GRAPHICS HARDWARE WITH FLOATING-POINT FRAGMENT SHADERS	11/182900	02-Feb-06	Pending
US	SYSTEM AND METHOD FOR PROVIDING DYNAMIC COMPRESSION CONTROL OF A GRAPHICS SESSION	11/049111	2-Feb2005	Pending
US	METHOD AND APPARATUS FOR PROCESSING PRIMITIVE DATA FOR POTENTIAL DISPLAY ON A DISPLAY DEVICE	10/715882	18-Nov-03	Pending
wo	PRIMITIVE CULLING APPARATUS AND METHOD	US2004/37655	10-Nov-04	Pending
US	DISTRIBUTED GRAPHICS PROCESSING APPARATUS AND METHOD	11/027752	30-Dec-04	Pending
US	A METHOD OF DATA PACKET TRANSMISSION	10/982149	05-Nov-04	Pending
us	SYSTEM AND METHOD FOR SYNCHRONIZING DISTRIBUTION OF TRANSACTION OPERATIONS IN A COMPUTER SYSTEM	10/976531	29-Oct-04	Pending
US	COMPOSITING IMAGES USING LOGICALLY DIVIDED OBJECT SPACE	11/091237	28-Mar-05	Pending
US	NODE SYNCHRONIZATION FOR MULTI-PROCESSOR COMPUTER SYSTEMS	11/113805	25-Apr-05	Pending
US	SYSTEM AND METHOD FOR REDUCING BACK FLOW		31-Jan-05	Pending
บร	ANTICIPATORY PROGRAMMABLE INTERFACE PRE-	11/116734	28-Apr-05	Pending
US	LIQUID DIMM COOLER	11/121975	04-May-05	Pending
US	PREDICTIVE PREFAULTING IN THE PAGE FAULT HANDLER	11/218868	2-Sept2005	Pending

40

Country	Title	App. No.	File Date	Status
JP	APPARATUS FOR CALCULATING DELAY WHEN	2000-055714	31-Mar-00	Pending
	EXECUTING VECTOR TAILGATING INSTRUCTIONS AND			
	USING DELAY TO FACILITATE SIMULTANEOUS			
	READING OF OPERANDS FROM AND WRITING OF			
	RESULTS TO SAME VECTOR REGISTER			
US	A SCALABLE PARALLEL VECTOR COMPUTER SYSTEM	523540	05-Sep-95	Pending
JP	SOLID STATE STORAGE DEVICE	6-500733	26-May-93	Pending
JP	METHOD & APPARATUS FOR A SPECIAL PURPOSE	515589/91	10-Jun-91	Pending
	BOOLEAN UNIT			
DE	METHOD FOR EFFICIENT NON-VIRTUAL MAIN	91911776.2	10-Jun-91	Pending
	MEMORY MANAGEMENT			
DE	SYSTEM FOR ALLOCATING MESSAGES BETWEEN	95905963.5	09-Dec-94	Pending
	VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO			. –
	OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON			
	EACH TYPE OF VIRTUAL CHANNEL		<u>.</u>	:
EP	SYSTEM FOR ALLOCATING MESSAGES BETWEEN	95905963.5	09-Dec-94	Pending
	VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO			
	OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON			
	EACH TYPE OF VIRTUAL CHANNEL	District of the contract	ر مو بوه رسيست، و ه	
FR	SYSTEM FOR ALLOCATING MESSAGES BETWEEN	95905963.5	09-Dec-94	Pending
	VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO			•
	OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON			
	EACH TYPE OF VIRTUAL CHANNEL) 		e Nagrijas a oromonismus.
GB	SYSTEM FOR ALLOCATING MESSAGES BETWEEN	95905963.5	09-Dec-94	Pending
	VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO	1		
	OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON			
110	EACH TYPE OF VIRTUAL CHANNEL	10/171006	10 1 00	
US	SPATIAL DERIVATIVE BUS ENCODER AND DECODER	10/171095	13-Jun-02	Allowed
JP	VIRTUAL MAINTENANCE NETWORK IN	2003-356594	23-Sep-96	Pending
	MULTIPROCESSING SYSTEM HAVING A NON-FLOW	i	1	
	CONTROLLED VIRTUAL MAINTENANCE CHANNEL			!
JP	VIRTUAL MAINTENANCE NETWORK IN	517327/1997	23-Sep-96	Allowed
	MULTIPROCESSING SYSTEM HAVING A NON-FLOW			•
	CONTROLLED VIRTUAL MAINTENANCE CHANNEL			
DE	MULTIPROCESSOR COMPUTER SYSTEM AND	98961737.8	17-Nov-98	Pending
	METHOD FOR MAINTAINING CACHE COHERENCE			:
	UTILIZING A MULTI-DIMENSIONAL CACHE	•		
	COHERENCE DIRECTORY STRUCTURE	and the second second	, in the graduation of	
EP	MULTIPROCESSOR COMPUTER SYSTEM AND	98961737.8	17-Nov-98	Pending
	METHOD FOR MAINTAINING CACHE COHERENCE			
	UTILIZING A MULTI-DIMENSIONAL CACHE			
	COHERENCE DIRECTORY STRUCTURE	- ·		
FR	MULTIPROCESSOR COMPUTER SYSTEM AND	98961737.8	17-Nov-98	Pending
	METHOD FOR MAINTAINING CACHE COHERENCE			
	LITILIZING A MULTI-DIMENSIONAL CACHE			
	COHERENCE DIRECTORY STRUCTURE			

41

Country	Title.	App. No.	File Date	Status
G8	MULTIPROCESSOR COMPUTER SYSTEM AND	98961737.8	17-Nov-98	Pending
	METHOD FOR MAINTAINING CACHE COHERENCE			
	UTILIZING A MULTI-DIMENSIONAL CACHE			
	COHERENCE DIRECTORY STRUCTURE			
US	HYBRID HYPERCUBE/TORUS ARCHITECTURE	192955	17-Nov-98	Pending
US	NETWORK TOPOLOGY FOR A SCALABLE	11/295,676	12/06/2005	Pending
	MULTIPROCESSOR SYSTEM			
US	METHOD AND SYSTEM FOR MAINTAINING DATA AT	•	01/03/2006	Pending
	INPUT/OUTPUT (VO) INTERFACES FOR A			_
	MULTIPROCESSOR SYSTEM			
PCT	PRIMITIVE CULLING APPARATUS AND METHOD	PCT/US2005/390 12	10/26/2005	Pending
US	SYSTEM AND METHOD FOR SYNCHRONIZING		10/31/2005	Pending
	DISTRIBUTION OF TRANSACTION OPERATIONS IN A			
	COMPUTER SYSTEM	:		
US	FULL DUPLEX TELE-IMMERSION INCLUDING DESTOP	11/255,920	10/24/2005	Pending
	PSEUDO-IMMERSIVE USER INTERFACE		:	. 3
US	MEDIAFUSION	60/735,962	11/14/2005	Pending
US	SYSTEM FOR INSERTION AND EXTRACTION OF AN	11/261,045	10/28/2005	Pending
-	ELECTRONIC MODULE		, , , , , , , , , , , , , , , , , , , ,	
US	NEW SCALABLE DIRECTORY SCHEME FOR VERY	11/268,493	11/07/2005	Pending
00	LARGE SHARED MEMORY COMPUTER SYSTEMS.			· onding
US	FAIL-SOFT CAPABILITY FOR IRIX CPU SETS	11/334,526	01/19/2006	Pending
US	INSTANTANEOUS CHECKPOINTS BY TLB	11/340,486	01/27/2006	Pending
US	SYSTEM LEVEL FLAW TABLES FOR MEMORY FOR	12/30/2005	Not yet	Pending
	INCREASED FAULT-TOLERANCE WHILE REDUCING		assigned	
	SERVICE REQUIREMENTS	i		i
US	MECHANISM FOR MAINTAINING ACCURATE GLOBAL	grander and our care of the second se	e i i perior de la perior della	Pending
-	REAL TIME CLOCK IN ANY ARBITRARY DISTRIBUTED	•		•
	SYSTEM WITH DYNAMIC PARTITIONS AND			
	UNRELIABLE NETWORKS	1		
US	USE OF RAY-TRACING FOR GENERATING IMAGES FOR	12/29/2005	Not yet	Pending
	AUTO-STEREO DISPLAYS	•	assigned	
US	SYSTEM FOR GENERATING SYNCHRONIZED EVENTS	11/340,579	27-Jan-06	Pending
	AND IMAGES			Namen je sasanjas i
US	SYSTEM AND METHOD FOR MANAGING GRAPHICS	11/324,684	03-Jan-06	Pending
	APPLICATIONS	The second secon	الراواء المعروبات سرادا	
บร	FLEXISCAPE	11/368,452	07-Mar-06	Pending
US	MEDIAFUSION	11/368,625	07-Mar-06	Pending
US	TARRICK ELICION	11/368,451	07-Mar-06	Pending
	SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING	11/405,387	17-Apr-06	Pending
US	PARALLEL DATA SIGNALS RELATIVE TO A CLOCK			
	SYSTEM AND METHOD FOR REDUCING BACK FLOW	11/343,968	31-Jan-0 6	Pending
US	9191EM WIND MITHOR (2)1117			n
	POSSETCUING HINTS	11/365,280	28-Feb-06	Pending
US	PREFETCHING HINTS	11/464,148	11-Aug-06	Pending
US	PRIMITIVE CULLING APPARATUS AND METHOD	11/490,505	06-00-06	Pending

42

Country	Title	Issue Date	Patent	Status
US	BRACKET FOR CPU DAUGHTER CARD	11/14/1995	5465934	Expired

Country	Title	App No.	File Date	Status
US	COMPACT FLAT PANEL COLOR	11/426469	26-June-06	Pending
	CALIBRATION SYSTEM			

43