# Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE: **NEW ASSIGNMENT** NATURE OF CONVEYANCE: **ASSIGNMENT** 

### **CONVEYING PARTY DATA**

Name	Execution Date
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.	09/25/2007

## RECEIVING PARTY DATA

Name:	MARVELL INTERNATIONAL TECHNOLOGY LTD.	
Street Address:	Canon's Court, 22 Victoria Street	
City:	Hamilton	
State/Country:	BERMUDA	
Postal Code:	Hm12	

### PROPERTY NUMBERS Total: 15

Property Type	Number
Application Number:	09917972
Application Number:	10327173
Application Number:	10788074
Application Number:	10696811
Application Number:	10903560
Application Number:	10826886
Application Number:	10994011
Application Number:	10995987
Application Number:	10938098
Application Number:	10945735
Application Number:	10941859
Application Number:	11377108
Application Number:	11416840
Application Number:	11352167
Application Number:	11391625

**PATENT** 

**REEL: 020000 FRAME: 0001** 

500381669

#### CORRESPONDENCE DATA

Fax Number: (503)796-2900

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: (503) 222-9981

Email: patent@schwabe.com

Correspondent Name: Schwabe, Williamson & Wyatt, P.C. Address Line 1: 1211 SW Fifth Avenue, Suite 1900

Address Line 4: Portland, OREGON 97204

ATTORNEY DOCKET NUMBER: 115753

NAME OF SUBMITTER: Kevin T. LeMond

#### Total Attachments: 5

source=Assignment\_Avagotech\_to\_MITL#page1.tif source=Assignment\_Avagotech\_to\_MITL#page2.tif source=Assignment\_Avagotech\_to\_MITL#page3.tif source=Assignment\_Avagotech\_to\_MITL#page4.tif source=Assignment\_Avagotech\_to\_MITL#page5.tif

#### **EXHIBIT A**

#### AVAGOTECH ASSIGNMENT

For good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., (Company Registration No. 200512430D) a company incorporated under the laws of Singapore ("Assignor") hereby sells, assigns, conveys and transfers to MARVELL INTERNATIONAL TECHNOLOGY LTD., a corporation organized under the laws of Bermuda having its registered office at Canon's Court, 22 Victoria Street, Hamilton HM 12, Bermuda ("Assignee"), its successors, and assigns, all of Assignor's right, title and interest in and to the inventions and improvements which are the subject of the patent and applications listed in Attachment A ("AvagoTech Patents"), including any patents issuing from or based upon all patent applications thereon, or any continuations, continuations-in-part, divisionals, reissues, reexaminations or extensions of the AvagoTech Patents, the same to be held by Assignee for Assignee's own use and enjoyment, and for the use and enjoyment of Assignee's successors, assigns and other legal representatives, to the full end term for which patents are granted, as fully and entirely as the same would have been held and enjoyed by Assignor if this Assignment had not been made, and all claims for damages and other remedies for past, present and future infringement of the AvagoTech Patents, along with the right to sue for and collect such damages and other remedies for the use and benefit of Assignee and its successors, assigns and other legal representatives.

Date: <u>9 25 0</u> 7	ASSIGNOR  AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE.  LTD.  By: Name: Floyd E. Anderson  Title: Chie Patent Cansel
	ASSIGNEE $\frac{1}{2}$
Date:	ASSIGNEE  MARVELL INTERNATIONAL TECHNOLOGY LTD.  By:  Name: CAROL FEATHERS  Title: GENERAL MANAGER.

Nintrane/Data/Legal/Contracts Management Database/Andrew Someta (0- A)/Avago Technologies/Avago_Marvell Patent Swap (Execution Version).pdf	Page 5 of 11	
	i	<u> </u>

# ATTACHMENT A

# **AVAGO PATENTS**

CaseNumber	SubC ase	AppTitle	AppNumber	FilDate	Pub#	PubDate	Country
Cascivinioci	230	Built-In Self-Test	1107/10/1000				
		Using Embedded		1			
		Memory And		1			
		Processor In An					
		Application					
		Specific Integrated					
10010300	^=					1	DE
10010393	07	Circuit					1713
		Built-In Self-Test		İ			
		Using Embedded					
		Memory And					
		Processor In An					
		Application					
		Specific Integrated			1000041	22 0 - 02	E-0
10010393	03	Circuit	02003915.2	15-Apr-02	1282041	22-Oct-03	EP
		Built-In Self-Test					
		Using Embedded		-			
		Memory And					
		Processor In An				1	
		Application					
		Specific Integrated					
10010393	08	Circuit					FR
		Built-In Self-Test					
	•	Using Embedded				ļ	ļ
	1	Memory And					
		Processor In An		,		1	
		Application					
	1	Specific Integrated		1		Į	
10010393	09	Circuit					GB
10010373	<del>  ``                                  </del>	Built-In Self-Test	<u> </u>				
		Using Embedded					
	1	Memory And					1
		Processor In An					
		Application			<b>.</b>		
		Specific Integrated		1		i	
10010393	02	Circuit	P2002-214658	24-Jul-02	2003-11426	18-Apr-03	JP
10010373	102	Built-In Self-Test	12005 511000			***************************************	<u> </u>
		Using Embedded					
		Memory And				İ	
		Processor In An	1	ļ			
		Application					
	١	Specific Integrated	2002 0044561	20 11 02			KR
10010393	04	Circuit	2002-0044561	29-Jul-02		<del> </del>	INN -
	Į.	Built-In Self-Test		1			1.
		Using Embedded		1			
		Memory And					ļ
	1	Processor In An	1				
		Application	}	1	Li.		
		Specific Integrated			1		00
10010393	05	Circuit	200201116-1	28-Feb-02	0094870	18-Mar-03	SG

\\intranet\Data\Legal\Contracts Management Database\Andrew Somera (0- A)\Avago Technologies\Avago_Marvell Patent Swap (Execution Version).pdf	Page 7 of 11	GAP .
---	--------------	-------

10030825	01	Frequency Reference Signal	10/696811	30-Oct-03	0093583	05-May-05	US
		High Frequency Input Clock And An Unrelated Fixed					
	4	Clock Output Having A Variable					
10030825	02	Reference Signal Fixed Frequency	P2004-318340	01-Nov-04	2005167994	23-Jun-05	JP
	a a a a a a a a a a a a a a a a a a a	An Unrelated Fixed Frequency					
	-	High Frequency Input Clock And					
		Clock Output Having A Variable					
10030623	<u></u>	Fixed Frequency	102004033103.7	00-301-04	1020703103	V>-VW(-V)	<del></del>
10030825	03	Frequency Reference Signal	102004033105.7	08-Jul-04	102004033105	09-Jun-05	DE
		Input Clock And An Unrelated Fixed					
		Having A Variable High Frequency					
	-	Clock Output					
10030806	10	Architecture Fixed Frequency	10/788074	25-Fcb-04	0185221	25-Aug-05	US
<del></del>		Parallel Video Processing	Andrews and Andrews				1
10030806	02	Processing Architecture	P2005-045382	22-Feb-05	2005243022	08-Sep-05	JP
		Parallel Video					
10030806	03	Processing Architecture	102004051390.2	21-Oct-04	102004051390	22-Sep-05	DE
10021148	101	Parallel Video	101327173	20-1/00-02	V123003	£7-78(1-04	00
10021148	01	Upgradeable Boot	10/327173	20-Dec-02	0123089	24-Jun-04	US
10021148	02	Code A Method Of Field	P2003-422115	19-Dec-03	2004206715	22-Jul-04	JP
		Upgradeable Boot					_
10021148	04	Upgradeable Boot Code A Method Of Field	0325607.0	03-Nov- 03	2396452	23-Jun-04	GB
10041140	103	A Method Of Field	100100101		10210250	10.201.03	
10021148	03	Upgradeable Boot Code	10348328.4	17-Oct-03	10348328	15-Jul-04	DE
10010393	01	Circuit  A Method Of Field	09/917972	30-Jul-01	0023914	30-Jan-03	US
		Application Specific Integrated		A-PRINCESON			
		Memory And Processor In An					
		Using Embedded					
10010393	06	Circuit Built-In Self-Test	91103450	26-Feb-02			TW
		Application Specific Integrated					
		Processor In An			, in the state of		
		Using Embedded Memory And			алимине		

\\intranct\Data\Legal\Contracts Management Database\Andrew Somera (0- A)\Avago Technologics\Avago_Marvell Patent Swap (Execution Version).pdf	Page 8 of 11	
---	--------------	--

1 [
DE
JP JP
-06 US
/-05 DE
-03 DE
qt
t-05 US
[
us
- 03
n-06 US
. 04 110
r-06 US
ır-06 US
r-06 US
1
US
US
}
ł
Parameter construction and the second construction and the

\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Page 9 of 11	
--	--------------	--

	AND THE PROPERTY OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTIONS OF THE SECTION OF THE	For System In A Package (SIP) Devices				
10051164	01	On-Die Bond Wires Enhance Routability Of One- Layer RDL	11/391625	27-Mar-06		บร
10060108		Programmable Scan Data Capture And Output				

\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Page 10 of 11	
--	---------------	--

**RECORDED: 10/18/2007**