#### PATENT ASSIGNMENT

Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

#### **CONVEYING PARTY DATA**

Name	Execution Date
Applied Micro Circuits Corporation	07/15/2008

#### **RECEIVING PARTY DATA**

Name:	Qualcomm Incorporated	
Street Address:	5775 Morehouse Drive	
City:	San Diego	
State/Country:	CALIFORNIA	
Postal Code:	92121-1714	

#### PROPERTY NUMBERS Total: 1

Property Type	Number
Application Number:	12317296

#### **CORRESPONDENCE DATA**

Fax Number: (858)658-2520

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 858-845-2174

Email: trlasher@qualcomm.com
Correspondent Name: Qualcomm Incorporated
Address Line 1: 5775 Morehouse Drive

Address Line 4: San Diego, CALIFORNIA 92121-1714

ATTORNEY DOCKET NUMBER:	082713C1
NAME OF SUBMITTER:	Thomas Lasher

Total Attachments: 10

source=082713C1\_AMCC\_assignment#page1.tif source=082713C1\_AMCC\_assignment#page2.tif source=082713C1\_AMCC\_assignment#page3.tif source=082713C1\_AMCC\_assignment#page4.tif source=082713C1\_AMCC\_assignment#page5.tif

PATENT REEL: 022085 FRAME: 0478

500750859

source=082713C1\_AMCC\_assignment#page6.tif source=082713C1\_AMCC\_assignment#page7.tif source=082713C1\_AMCC\_assignment#page8.tif source=082713C1\_AMCC\_assignment#page9.tif source=082713C1\_AMCC\_assignment#page10.tif

> PATENT REEL: 022085 FRAME: 0479

# ASSIGNMENT OF PATENTS AND PATENT APPLICATIONS

WHEREAS, Applied Micro Circuits Corporation, a corporation organized under the laws of Delaware, is the owner of certain patents and patent applications, as more particularly described on Attachment 1 and Attachment 2, respectively, hereto; and

WHEREAS, Applied Micro Circuits Corporation has agreed to assign all of its right, title and interest in and to such patents and patent applications listed on <u>Atlachment 1</u> and <u>Atlachment 2</u> respectively, attached hereto and all reissues, reexaminations, extensions, divisions, continuations, continuations-in-part and foreign counterparts of such patents and patent applications arising from or related thereto, to QUALCONM incorporated, a corporation organized under the laws of Delaward, pursuant to a certain Patent Purchase Agreement of exemplate herewith and further evidence such assignment in this Assignment.

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged:

Applied Micro Circuits Corporation hereby sells, assigns, transfers and conveys to QUALCOMM incorporated, and its successors and assigns, all right, title, and interest in and to each of the patents and patent applications listed on <u>Attachment 1</u> and <u>Attachment 2</u>, respectively, attached hereto and all reissues, reexaminations, extensions, divisions, continuations, continuations-in-part and foreign counterparts of such patents and patent applications arising from or related thereto.

This sale, assignment, transfer and conveyance to QUALCOMM Incorporated, and its successors and assigns, is made subject to certain nonexclusive retained rights in favor of Applied Micro Circuits Corporation and certain pre-existing nonexclusive patent licenses granted by Applied Micro Circuits Corporation for the patents and patent applications listed on Attachment 1 and Attachment 2. respectively, attached hereto and all reissues, reexaminations, extensions, divisions, continuations, continuations-in-part and foreign counterparts of such patents and patent applications arising from or related thereto, all as are set forth in that certain Patent Purchase Agreement by and between QUALCOMM Incorporated and Applied Micro Circuits Corporation effective as of July 11, 2008, as amended (the "Agreement"). As to such nonexclusive retained rights, Applied Micro Circuits Corporation hereby acknowledges and agrees that, on and after this sale, assignment, transfer and conveyance. Applied Micro Circuits Corporation shall not retain any right under such patents and patent applications listed on Attachment 1 and Attachment 2, respectively, attached hereto and all reissues. reexaminations, extensions, divisions, continuations, continuations-in-part and foreign counterparts of such patents and patent applications arising from or related thereto: (i) to commence or prosecute any patent infringement liftgation (including, but not limited to, any past claim of infringement) or procedure for resolution of a controversy (or to indicate or convey, either expressly, by implication or otherwise, any intention to do so), whether arising or created by any claim, counterclaim or otherwise (as determined in the broadest sense and in whatever form), and whether administrative, judicial, arbitral or otherwise, including, but not limited to, any proceeding before the U.S. International Trade Commission or in any jurisdiction throughout the world; or (ii) to exclude others (including, but not limited to, QUALCOMM Incorporated) from making, having made, selling, offering to sell, using, importing or otherwise disposing of any products or services, or from practicing or having practiced any of the inventions claimed therein.

Initials;

Ē,

This sale, assignment, transfer and conveyance to QUALCOMM Incorporated, and its successors and assigns, also includes, without limitation, the right to enforce, assert and sue for past, present and future infringement on each of the foregoing items, including without limitation the right to seek injunctive relief, and the right to recover and collect for past, present and future damages with respect thereto.

IN WITNESS WHEREOF, the undersigned has caused this Assignment of Patents and Patent Applications to be executed on July 19, 2008.

Applied Micro Circuits Corporation

STATE OF CALIFORNIA

The foregoing Assignment of Patents and Patent Applications was hereby acknowledged and executed before me on this / day of July, 2008 by of Applied Micro Circuits Corporation, a corporation organized under the laws of Delaware, on behalf of such corporation.

Notary Public:

KENDALL R. SUMMERS Z COMM #1714159 NOTARY PUBLIC - CALECTRIA Q SANTA COLUNITY Q COMM EXPIRES JAN. 31, 2011

2.

# CALIFORNIA ALL-PURPOSE CERTIFICATE OF ACKNOWLEDGMENT

State of California	
County of	
On Joly Specific before me, KEND	Chere insert name and title of the officer)
personally appeared	
the winni measurem and acknowledged to me fi	dence to be the person(s) whose name(s) is/are subscribed to hat he/she/they executed the same in his/her/their authorized) on the instrument the person(s), or the entity upon behalf of it.
I certify under PENALTY OF PERJURY under the is true and correct.	ne laws of the State of California that the foregoing paragraph
WITNESS my hand and official seal.	NOTARY PUBLIC COLUMNIA D
	COM EXPINES 1815 5011 5
Signature of Notary Pablic	(Notary Seas)
ADDITIONAL O	PTIONAL INFORMATION
	INSTRUCTIONS FOR COMPLETING THIS FORM Any acknowledgment completed in California must contain verbicge exactly as
DESCRIPTION OF THE ATTACHED DOCUMENT	appears above in the notary section or a separate acknowledgment join must be properly completed and attached to that document. The only exception is if a document is to be recorded outside of California. In such instances, any attenuates
(Title or description of strauhed document)	acknowledgment verbiage as may be printed on such a document so long as the verblage does not require the notary to do something that is illegal for a notary in California (i.e. certifying the authorized capacity of the signer). Please check the
(Title or description of attached document continued)	assument carefully for proper notarial wording and attach this form if required
Number of Pages Document Date	<ul> <li>State and County information must be the State and County where the document signed; appeared before the notary public for acknowledgment</li> <li>Date of notarization must be the date that the signer(s) personally appeared which</li> </ul>
(Additional information)	must sise be the same date the acknowledgment is completed.  The notary public must print his or her name as it appears within his or her commission followed by a comma and then your sittle (notary public).
	Print the name(s) of document signer(s) who personally appear at the time of notarization.
CAPACITY CLAIMED BY THE SIGNER	· Indicate the correct singular or plural forms by grossing off incurrect from
☐ Individual (s) ☐ Corporate Officer	ne/she/they, is /are ) or circling the correct forms. Failure to correctly indicate this information may lead to rejection of document recording.
	<ul> <li>The notary seal impression must be clear and photographically approximates</li> </ul>
(Title)	impression must not cover text or lines. If seal impression smoothers re-seal of a
Partner(s)	impression must not cover text or lines. If seal impression smudges, le-seal if a sufficient area permits, otherwise complete a different acknowledgment form.  Signature of the notary public must match the signature on file with the office at

2008 Version, CAPA v12.10.07 800-873-9865 www.NotaryClasses.com

C Trustee(s)

☐ Other

**PATENT REEL: 022085 FRAME: 0482** 

Additional information is not required but could help to ensure this

acknowledgment is not misused or attached to a different document

 Indicate title or type of attached document, number of pages and care Indicate the capacity claimed by the signer if the claimed capacity is a corporate officer, indicate the title (i.e. CEO, CFO, Secretary,

· Securely attach this document to the signed document

### Attachment 1 List of Patents

No.	Patent No.	Issue Date	Filing Date	Description
1.	US 4835420	5/30/1989	11/17/1987	Method & Apparatus for Signal Level Conversion with Clamped Capacitive Bootstrap
2.	US 4876216	10/24/1989	3/7/1988	Semiconductor Integrated Circuit Mfg Process Providing Oxide-Filled Trench Isolation of Circuit Devices
3,	US 4874970	10/17/1989	5/11/1988	ECL Output with Darlington or Common Collector-Common Emitter Drive
4.	US 4845385	7/4/1989	6/21/1988	BICMOS Logic Circuits with Reduced Crowbard Current
5.	CA 1289630	9/24/1991	11/16/1988	Method & Apparatus for Coupling an ECL Output Signal Using a Clamped Capacitive Bootstrap Circuit
6.	US 4875003	10/17/1989	2/21/1989	Non-Contact I/O Signal PAD Scan Testing of VLSI Circuits
7.	US 4970414	11/13/1990	7/7/1989	TTL-Level-Output Interface Circuit
8.	US 5047711	9/10/1991	8/23/1989	Wafer-Level Burn-in Testing of Integrated Circuits
9.	US 5440523	8/8/1995	8/19/1993	Multiple-Port Shared Memory Interface and Associated Method
10.	AU 682211	2/5/1998	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
11.	CA 2168666	6/12/2001	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
12.	DE '0714534	7/28/1999	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
13.	FR 714534	7/28/1999	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
14.	G8 714534	7/28/1999	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
15.	JP 3241045	10/19/2001	8/17/1994	Multiple-Port Shared Memory Interface and Associated Method
16.	US 5732041	3/24/1998	8/7/1995	Multiple-Port Shared Memory Interface and Associated Method
17.	DE 0843854	12/10/2003	7/18/1996	Multiple-Port Shared Memory Interface and Associated Method
18.	EP 0843854	12/10/2003	7/18/1996	Multiple-Port Shared Memory Interface and Associated Method
19.	FR 0843854	12/10/2003	7/18/1996	Multiple-Port Shared Memory Interface and Associated Method
20.	GB 0843854	12/10/2003	7/18/1996	Multiple-Port Shared Memory Interface and Associated Method

21.	JP 3628706	12/17/2004	7/19/1002	Multiple-Port Shared Memory Interface and
	31 0020700	12/1//2004	7/18/1996	Associated Method
22.	JP 3899085	1/5/2007	7/19/1004	Multiple-Port Shared Memory Interface and
	31 00/3000	1/3/2007	7/18/1996	Associated Method
23.	KR 0356447	9/30/2002	7/10/100/	Multiple-Port Shared Memory Interface and
-	1010000997	9/30/2002	7/18/1996	Associated Method
24.	US 6170046	100001	*********	Accessing a Memory System via a Data or Address
-	US 0170049	1/2/2001	10/28/1997	Bus that Provides Access to more than one Part
25.	T.10 PO. 604	4.44.40.4.1.1		Multiple-Port Shared Memory Interface and
22.	US 5910928	6/8/1999	12/29/1997	Associated Method
36	7.00 804 4464			Charge Balanced Ramp with Improved Signal
26.	US 5914621	6/22/1999	2/5/1998	Linearity
27.	US 5952949	9/14/1999	2/5/1998	Timer with Dynamic Reset Threshold
				Current Injected Ramp with Reduced Recovery
28.	US 5973522	10/26/1999	2/5/1998	Time
<b>~</b>				Differential Metal-Oxide Semiconductor (MOS)
29.	US 5955924	9/21/1999	4/21/1998	Push-Pull Buffer
		•		Multiple-Port Shared Memory Interface and
30.	US 6021086	2/1/2000	8/12/1998	Associated Method
				Impedance Matched CMOS Trans-impedance
				Amplifier for High-Speed Fiber Optic
31.	US 6037841	3/14/2000	10/7/1998	Communications
				Accessing a Memory System via a Data or Address
32.	JP 3615948	11/12/2004	10/27/1998	Bus that Provides Access to more than one Part
				Radio Frequency Low Noise Amplifier Fabricated
	770			in Complementary Metal Oxide Semiconductor
33.	US 6198352	3/6/2001	11/20/1998	Technology
				Radio Frequency Variable Gain Amplifier
24	770 (700)			Fabricated in Complementary Metal Oxide
34.	US 6201443	3/13/2001	11/20/1998	Semiconductor Technology
				Single Inductor Fully Integrated Differential
25	770			Voltage Controlled Oscillator with Automatic
35.	US 6268777	7/31/2001	11/20/1998	Amplitude Adjustment and On-Chip Varactor
3/	TIC COLUMNS		- 4 4	Multiplexer with Short Propagation Delay and
36.	US 6211721	4/3/2001	12/28/1998	Low Power Consumption
277	770 (0000100		w-12-5-52-1	High Speed CMOS Driver for Vertical-Cavity
37.	US 6272160	8/7/2001	2/3/1999	Surface Emitting Lasers
op.	7 W 2500000		- 4- 4	Methods and Systems for Control and Calibration
38.	US 6512617	1/28/2003	2/3/1999	of VCSEL-Based Optical Transceivers
30	710 2000000	2012	- W	
39.	US 6300802	10/9/2001	2/19/1999	Output Buffer with Programmable Voltage Swing
40	TIO COMMON	912/800		Emitter Follower Output with Programmable
40.	US 6198309	3/6/2001	3/31/1999	Current
41.	US 6169421	1/2/2001	5/3/1999	Complimentary Metal Oxide Semiconductor Buffer
42.	US 6493359	12/10/2002	5/4/1999	Reconfigurable Frame Counter
82	170 / 400045			Sonet B2 Parity Byte Calculation Method &
43.	US 6493847	12/10/2002	6/15/1999	Apparatus

Initials:

				C V AV
				Self-Aligned Non-Selective Thin-EPI-Base SIGE
44.	US 6169007	1/0/0003	6/05/2000	Heterojunction Bipolar Transistor BICMOS Process
***	03 0107007	1/2/2001	6/25/1999	Using Side
45.	FIE KOODATO	# IM # IMMO:	0/05/5000	Voltage/Current Reference with Digitally
30.	US 6222470	4/24/2001	9/23/1999	Programmable Temperature Coefficient
3.6	***			Accessing a Memory System via a Data or Address
46.	US 6205523	3/20/2001	10/7/1999	Bus that Provides Access to more than one Part
				Bipolar Device with Silicon Germanium (SIGE)
47.	US 6559020	5/6/2003	10/20/1999	Base Region
			eine in a second	Impedance Matched CMOS Transimpedance
				Amplifier for High-Speed Fiber Optic
48.	US 6275114	8/14/2001	1/6/2000	Communications
				Heterojunction Bipolar Transistor (HBT) with
49,	US 6437376	8/20/2002	3/1/2000	Three-Dimensional Base Contact
50.	US 6775799	8/10/2004	3/17/2000	Protocol Independent Performance with Selectable
51.	US 6782009	8/24/2004	3/17/2000	FEC Encoding and Decoding  Multi-Port Data Arbitration Control
	And the second second second	- COATAO	3/11/21(8)	
52.	US 6795451	9/21/2004	3/17/2000	Programmable Synchronization Structure with Auxiliary Data Link
53.	US 6892336	5/10/2005	3/17/2000	Annual Control of the
54.	***************************************		<del></del>	Gigabit Ethernet Performance Monitoring
34.	US 7035292	4/25/2006	3/17/2000	Transposable Frame Synchronization Structure
ne .	E30 / 4000/0	0.45		Selective Flip Chip Underfill Processing for High
55.	US 6452267	9/17/2002	4/4/2000	Speed Signal Isolation
				Output Conductance Correction for High
برج	170 2022084	7 10 5 10 0 0 0		Compliance Short-Channel MOS Switched Current
56.	US 6566851	5/20/2003	8/10/2000	Minor
300				Self-Aligned Non-Selective Thin-EPI-Base SICE
=-	TOO CAROCOT			Heterojunction Bipolar Transistor BICMOS Process
57.	US 6429085	8/6/2002	9/6/2000	Using Side
20	TOTAL A SERVICE AND			Microwave to Millimeter Wave Frequency
58.	US 6437669	8/20/2002	9/29/2000	Substrate Interface
59.	US 6469383	10/22/2002	11/8/2000	Temperature Stable CMOS Device
60.	US 6466081	10/15/2002	11/8/2000	Temperature Stable CMOS Device
				System and Method for Diagnosing Errors in
-				Multidimensional Digital Frame Structure
61.	US 6684351	1/27/2004	12/22/2000	Communications
				System and Method for Switch Timing
62.	US 7002996	2/21/2006	4/9/2001	Synchronization
63.	US 6574861	6/10/2003	4/11/2001	System and Method for Solder Ball Rework
	A CONTRACTOR OF THE CONTRACTOR		A COMMUNICATION OF STREET, STR	System and Method for Systolic Array Sorting of
64.	US 6879596	4/12/2005	4/11/2001	Information Segments
				Time Slot Interchanging of Time Slots from
***************************************				Multiple Sonet Signals without First Passing the
				Signals through Pointer Processors to Synchronize
65.	US 7016344	3/21/2006	4/17/2001	them to a Common Clock
				30000
66.	US 6502231	12/31/2002	5/31/2001	Integrated Circuit Template Cell System & Method
			·	The same was a series of the character of the control of the contr

67.	US 6389050	5/14/2002	6/11/0001	High Speed CMOS Driver for Vertical-Cavity
	0000000	3/14/2002	6/11/2001	Surface Emitting Lasers
68.	US 6617943	9/9/2003	7/27/2801	Package Substrate Interconnect Layout for
69.	US 6476736	11/5/2002	7/27/2001	Providing Bandpass/Lowpass Filtering
70.	US 6514783	and procession in the state of	8/27/2001	Single Interconnect, Multi-bit Interface
71.	US 6639322	2/4/2003	9/17/2001	Flip-Chip Transition Interface Structure
-	00 0103022	10/28/2003	9/17/2001	Flip-Chip Transition Interface Structure
72.	US 6570414	5/27/2003	9/27/2001	Methods & Apparatus for Reducing the Crowbar Current in a Driver Circuit
73.	US 6683489	1/27/2004	9/27/2001	Methods & Apparatus for Generating a Supply- Independent and Temperature-Stable Bias Current
74.	US 7079545	7/18/2006	12/17/2001	System and Method for Simultaneous Deficit Round Robin Prioritization
		7,33,333	12/17/2001	
75.	US 6993700	1/31/2006	12/21/2001	System and Method for Generating FEC Based Alarms
76.	US 7020131	3/28/2006	12/24/2001	
		5,55,2000	12/23/2001	System and Method for Hierarchical Switching
77.	US 6665367	12/16/2003	12/27/2001	Embedded Frequency Counter with Flexible
	0000000	12/10/2003	12/2//2001	Configuration
	Y 0			Heterojunction Bipolar Transistor (HBT)
78.	US 6531369	3/11/2003	2/14/2002	Fabrication Using a Selectively Deposited Silicon
	05 0531305	3/11/2003	2/14/2002	Germanium (SIGE)
79.	US 6912667	6/29/2005	a le ranna	System and Method for Communicating Fault
	03 0712007	6/28/2005	3/8/2002	Type and Fault Location Messages
80.	* 10 00000			System and Method for the Transport of
	US 7072361	7/4/2006	3/8/2002	Backwards Information between Simplex Devices
81.	US 6797891	9/28/2004	3/2//2002	Flexible Interconnect Cable with High Frequency
	000777071	7/20/2004	3/26/2002	Electrical Transmission Line
				High Frequency Signal Transmission from the
82.	US 6867668	3/15/2005	2/2/12002	Surface of a Circuit Substrate to a Flexible
	05 000/000	3/13/2003	3/26/2002	Interconnect Cable
83.	tio momboo.			Fault-Tolerant Digital Communications Channel
	US 7073001	7/4/2006	4/3/2002	having Synchronized Unidirectional Links
84.	US 6744293	6/1/2004	4/9/2002	Global Clock tree De-Skew
85.	110 73000Z#	10/21/2006	e les les comme	Digital Delay Lock Loop for Setup and Hold Time
86.	US 7130367	10/31/2006	4/9/2002	Enhancement
00.	US 6642556	11/4/2003	4/22/2002	Modular Macro Celi Layout Method
				Electronic Device Package with High Speed Signal
077	TIO enternes	5/00/0000		Interconnect between Die Pad and External
87.	US 6566761	5/20/2003	5/3/2002	Substrate Pad
88.	110 Kosnery	tamana.	e ia a secesar	Fanned Out Interconnect via Structure for
60,	US 6812576	11/2/2004	5/14/2002	Electronic Package Substrates
89.	13Q ፈማማለማለ <b>ን</b>	9/10/2004	******	System and Method for Interfacing a Coaxial
	US 6774742	8/10/2004	5/23/2002	Connector to a Coplanar Waveguide Substrate
				Optical Transport Network Frame Structure with
90.	FIC 7006044	S IS A IMAROS	نى ئىدىن	Dynamically Allocatable In-band Data Channel
20.	US 7028241	4/11/2006	6/13/2002	and Forward Error Correction Byte Capacity

Initials:

91.	US 7278081	10/2/2007	6/13/2002	Optical Transport Network Frame Structure with In-Band Data Channel and Forward Error Correction
92.	US 6713853	3/30/2004	7/23/2002	Electronic Package with Offset Reference Plane Cutout
93.	US 6775635	8/10/2004	8/12/2002	System and Method for Measuring Amplifier Gain in a Digital Network
94.	US 6801090	10/5/2004	8/13/2002	High Performance Differential Amplifier
95.	US 6862705	3/1/2005	8/21/2002	System and Method for Testing High Pin Count Electronic Devices Using a Test Board with Limited Test Channels
96.	US 6686797	2/3/2004	9/9/2002	Temperature Stable CMOS Devices
97.	US 6762494	7/13/2004	9/24/2002	Electronic Package Substrate with an Upper Dielectric Layer Covering High Speed Signal Traces
98.	US 6690207	2/10/2004	9/25/2002	Power Efficient Emitter-Coupled Logic Circuit
99,	US 6825964			Device for Coupling Drive Circuitry to
100.	US 6725443	11/30/2004 4/20/2004	10/22/2002	Electroabsorption Modulator
	03 072543	4/20/2004	10/24/2002	Integrated Circuit Template Cell System & Method
101.	US 6720818	4/13/2004	11/8/2002	Method & Apparatus for Maximizing an Amplitude of an Output Signal of a Differential Multiplexer
102.	US 6731161	5/4/2004	11/15/2002	Method for Measuring the Frequency of a Transimpedance Amplifier Packaged with an Integrated Limiter
103.	US 6798263	9/28/2004	11/25/2002	Reset Feature for a Low Voltage Differential Latch
104.	US 6949817	9/27/2005	12/3/2002	Stackable Test Apparatus for Protecting Integrated Circuit Packages during Testing
105.	US 7327672	2/5/2008	1/31/2003	Signal Routing in a Node of 1:N Automatic Protection Switching Network
106.	US 7352694	4/1/2008	2/24/2003	System and Method for Tolerating Data Link Faults in a Packet Communications Switch Fabric
107.	<b>US 7209</b> 453	4/24/2007	3/3/2003	System and Method for Tolerating Control Link Faults in a Packet Communications Switch Fabric
108.	US 7221652	5/22/2007	3/3/2903	System and Method for Tolerating Data Link Faults in Communications with a Switch Fabric
109.	US 7230947	6/12/2007	3/3/2003	Minimum Latency Cut-Through Switch Fabric
110.	US 7298739	11/20/2007	3/3/2003	System and Method for Communicating Switch Fabric Control Information
111.	US 6897700	5/24/2005	3/21/2003	Amplifier with Digital DC Offset Cancellation Feature
112.	US 7308023	12/11/2007	3/21/2003	Dual Function Clock Signal Suitable for Host Control of Synchronous and Asynchronous Target Devices
113.	US 7263066	8/28/2007	3/24/2003	Switch Fabric Backplane Flow Management using Credit-Based Flow Control

Initials:

7.

System and Method for Synchr Fabric Backplane Link Manager	onizina Switch
Fabric Backplane Link Manage	OTTALLING DWITTER
114. US 7304987 12/4/2007 3/24/2003 Counters	ment Credit
12) 1/2007 G/24/2005 Counters	
On-Chip Interconnect Circuits v  115. US 6770554 8/3/2004 3/77/2003 Sized Cooper Fill in CMR Parts	with use of Large-
9/9/2003 Sized Cooper Fill in CMP Proce	
116. US 7212523 5/1/2007 3/27/2003 Pipeline Architecture for the De	sign of Single-Stage
Coop Counter Dystem	
A Technique for Building Large	Single-Stage
117. US 7304988 12/4/2007 3/28/2003 Cross-Connect Using Multiple I	Devices without
12/3/2007 J/20/2003 Interieaving	anterioren a manassa pira en mange en en en en propriamento de la companya de la companya de la companya de la
5/51/2505 Tight Compliance Laser Driver	management is a second and the secon
119. US 7242686 7/10/2007 3/31/2003 Traffic Through a Packet Switch	unicating TDM
7/20/2009 3/31/2003 Traine Infough a Packet Switch	
120. US 7298754 11/20/2007 3/31/2003 System and Method	rface Bandwidth
System and Method	
121. US 7298756 11/20/2007 3/31/2003 Headers	nming Cell Packet
122 110 CFT CFT 120 3/31/2003 Treatiers	
3 7 2 000 Mg/ropeed Logic Circuits	
123. US 7225274 5/29/2007 5/23/2003 Across a Protocol Bridge	sferring Data
5/25/2005 Across a Protocol Bridge	
Method and Apparatus for Man 124. US 7239645 7/3/2007 9/9/2003 Buffer Segments in a Networkin	aging Payload
7772000 Dunes Degments in a Networkin	
125. US 7260112 8/21/2007 9/9/2003 Bridging Network Protocols	ninating and
57.00 STAGENG INCOME	
126. US 6836350 12/28/2004 3/5/2004 Flectroabsorption Modulator	sitry to
12/20/2004 3/3/2004 Electroabsorption Modulator	
127. US 7145411 12/5/2006 9/27/2004 Flectrical Transmission Line	High Frequency
7/27/2004 Electrical Transmission Line	
128. US 7132861 11/7/2006 6/20/2005 Feature Amplifier with Digital DC Offse	t Cancellation
-1//2000 1 taxute	
Flexible Interconnect Cable with US 7336139 2/26/2008 10/27/2006 Electrical Transmission Line	High Frequency
15/2//2500 Electrical Halishnission Line	
130. US 7382788 Method and apparatus for imple	ementing a data
onjog coo maine processing moder	
131. US 7352694 System and Method for Tolerations Sw	
3.21,200 a.	
Method and Apparatus for Coup output signal using a clamped ca	ming an ECL
132. US 4926065 circuit	shacità pontattab
Signal routing in a node of a 1:N	Automotic
133. US 7327672 protection switching network	AMOUNTAILC
Method and Apparatus for Bridg	ring National
134. US 7376149 06/21/2007 Protocols	2 1 1. CON CONT.

## Attachment 2 List of Patent Applications

No	Publication No.	Description	Application Date
1.	US 20050198236	System and method for performing driver configuration operations without a system reboot	January 30, 2004
2.	US 10/291156	Stress reduction for electronic package connections	November 8, 2002
3.	US 10/404573	Detection Circuit and Method for AC coupled circuitry	March 31, 2003
4.	US 11/652921	System and method for selectively etching an integrated circuit	
5.	US 20050102419	Extended link monitoring channel for 10 Gb/s Ethernet	November 6, 2003
6.	US 10/029581	System and method for granting arbitrated bids in the switching of information	December 20, 2001
7.	US 10/400380	Method for Automatically Generating Code to Define a System of Hardware Elements	March 26, 2003
8.	US 10/401474	Synchronous rate adapter	March 28, 2003
9.	US 11/519549	Serial-to-Parallel Transceiver with Programmable Parallel Data Path Width	
	US 12/049222	Method and Apparatus for Bridging Network	
10.	(Divisional)	Protocols	March 14, 2008
11.	US 12/009,740	Flexible Interconnect Cable for an Electronic Assembly	January 22, 2008
12.	US 12/102,415	System and Method for Reevaluating Granted Arbitrated Bids	April 14, 2008
13.	US 12/103,683	Method for Defining the Physical Configuration of a Communication System	April 15, 2008
14.	US 12/105,218	Data Link Fault Tolerance	April 17, 2008
15.	US 12/106,125	Data Frame Processing	April 18, 2008
16.	US 12/107,721	Driver Configuration	April 22, 2008
17.	US 12/110,156	Ethernet Link Monitoring Channel	April 25, 2008

Initials:\_\_\_\_

**RECORDED: 01/09/2009**