JP \$40.00 11933

PATENT ASSIGNMENT

Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
QLogic System Interconnect Group, Inc.	02/08/2007

RECEIVING PARTY DATA

Name:	QLOGIC, Corporation
Street Address:	26650 Aliso Viejo Parkway
City:	Aliso Viejo
State/Country:	CALIFORNIA
Postal Code:	92656

PROPERTY NUMBERS Total: 1

Property Type	Number
Application Number:	11933860

CORRESPONDENCE DATA

Fax Number: (949)955-1921

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 949-955-1920

Email: tjsingh@KOSLAW.COM

Correspondent Name: Tejinder Singh

Address Line 1: 43 CORPORATE PARK

Address Line 2: SUITE 204

Address Line 4: IRVINE, CALIFORNIA 92606

ATTORNEY DOCKET NUMBER:	23368-09048-CON
-------------------------	-----------------

NAME OF SUBMITTER: Tejinder Singh

Total Attachments: 3

source=QLogicSystemToQlogicCorpAssgnAsFiled02132007#page1.tif source=QLogicSystemToQlogicCorpAssgnAsFiled02132007#page2.tif source=QLogicSystemToQlogicCorpAssgnAsFiled02132007#page3.tif

> PATENT REEL: 022107 FRAME: 0840

500754388

ASSIGNMENT

For valuable consideration, QLogic System Interconnect Group, Inc. (formerly known as PathScale, Inc.), a Delaware corporation, having place of business at 2071 Stierlin Court, Suite 200, Mountain View, CA 94043 ("Assignor") hereby assigns to QLOGIC CORPORATION, a Delaware corporation having place of business at 26650 Aliso Viejo Parkway, Aliso Viejo, California, 92656 ("Assignee"), the entire right, title and interest throughout the world in the inventions and improvements which are the subject of patents or applications for patent listed in Exhibit A, this assignment including said patents and applications for patent, any and all United States and foreign patents, utility models, and design registrations granted for any of said inventions or improvements, any reexaminations, extensions, reissues, continuations, and divisions of said patents and applications for patent, any foreign patent applications related to said patents and applications for patent, and the right to claim priority based on the filing date of said patents or applications for patent under the International Convention for the Protection of Industrial Property, the Patent Cooperation Treaty, the European Patent Convention, and all other treaties of like purposes; Assignor authorizes the Assignee to apply in all countries in the name of the inventors or in its own name for patents, utility models, design registrations and like rights of exclusion and for inventors' certificates for said inventions and improvements; and Assignor agrees for itself, its heirs, legal representatives and assigns, without further compensation to perform such lawful acts and to sign such further applications, assignments, preliminary statements and other lawful documents as the Assignee may reasonably request to effectuate fully this assignment.

QLOGIC SYSTEM INTERCONNECT GROUP, INC.

a Delaware corporation

Name: Michael L. Hawkins

Title: Vice President and General Counsel

Date: February 8, 2007

Assignment Page 2 of 3

		r	,							
Issue Date										
Patent No.										
Filing Date	09/13/04	03/10/04	10/11/04	09/13/04	08/25/04	05/25/05	05/25/05	05/25/05	05/25/04	
Serial No.	60/609,910	10/797,977	10/963,287	10/940,355	10/927,170	11/137,980	11/137,920	11/137,925	60/574,402	60/599,605
Title	REVISION CONTROL SYSTEM FOR LARGE-SCALE SYSTEMS MANAGEMENT	REVISION CONTROL SYSTEM FOR LARGE-SCALE SYSTEMS MANAGEMENT	METHOD AND APPARATUS FOR EFFICIENT DETERMINATION OF STATUS FROM DMA LISTS	ENSURING BUFFER AVIAILABILITY	SELF-TRIGGERING OUTGOING BUFFERS	CUT-THROUGH DECODE AND RELIABILITY	TOKEN ID MECHANISM FOR NETWORK DATA TRANSFER	PROTOCOL TO IMPLEMENT TOKEN ID MECHANISM FOR NETWORK DATA TRANSFER	LOW LATENCY, HIGH BANDWIDTH COMMUNICATION CHIP	TOKEN ID MECHANISM FOR NETWORK DATA TRANSFER AND CUT-THROUGH WITH ZERO COPY
Country	USA	USA	USA	USA	USA	USA	USA	USA	USA	USA

PATENT REEL: 022107 FRAME: 0842

Country	Title	Serial No.	Filing Date	Patent No.	Issue Date
USA	BUFFER AND DIRECT MEMORY ACCESS MANAGEMENT TECHNIQUES	60/599,565	08/05/04		
USA	CLUSTERED COMPUTING MODEL AND DISPLAY	10/983,810	11/07/04		
USA	MULTIPATHING USING MULTIPLE ENDPOINT ADDRESSES FOR LOAD BALANCING IN A NETWORK	60/719,434	09/21/05		
USA	MULTIPATHING USING MULTIPLE ENDPOINT ADDRESSES FOR LOAD BALANCING IN A NETWORK	11/525,254	9/20/06		

RECORDED: 01/14/2009

PATENT REEL: 022107 FRAME: 0843