### PATENT ASSIGNMENT

# Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE: NEW ASSIGNMENT

NATURE OF CONVEYANCE: ASSIGNMENT

#### **CONVEYING PARTY DATA**

Name	Execution Date
IRVINE SENSORS CORPORATION	03/16/2009

#### **RECEIVING PARTY DATA**

Name:	PROLASE DEVELOPMENT CO., LLC		
Street Address:	2711 Centerville Road		
Internal Address:	Suite 400		
City:	Wilmington		
State/Country:	DELAWARE		
Postal Code:	19808		

#### PROPERTY NUMBERS Total: 1

Property Type	Number
Application Number:	10128728

#### **CORRESPONDENCE DATA**

Fax Number: (608)258-4258

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 608-257-5035

Email: MadisonIPDocketing@foley.com, wmorris@foley.com

Correspondent Name: Paul S Hunter, Foley & Lardner LLP

Address Line 1: Verex Plaza

Address Line 2: 150 East Gilman Street

Address Line 4: Madison, WISCONSIN 53703-1481

ATTORNEY DOCKET NUMBER: 088245-9241


NAME OF SUBMITTER: Paul S. Hunter

**Total Attachments: 16** 

source=Irvine Sensors Assignment (signed)\_Exh B#page1.tif source=Irvine Sensors Assignment (signed)\_Exh B#page2.tif

PATENT 500850754 REEL: 022631 FRAME: 0875

OP \$40.00 1012872



## **ASSIGNMENT OF PATENT RIGHTS**

For good and valuable consideration, the receipt of which is hereby acknowledged, Irvine Sensors Corporation, a Delaware corporation, with an office at 3001 Redhill Ave., Bldg. 4, Suite 108, Costa Mesa, CA 92672 ("Assignor"), does hereby sell, assign, transfer, and convey unto Aprolase Development Co., LLC, a Delaware limited liability company, having an address at 2711 Centerville Road, Suite 400, Wilmington, DE 19808 ("Assignee"), or its designees, all right, title, and interest that exist today and may exist in the future in and to any and all of the following (collectively, the "Patent Rights"):

(a) the provisional patent applications, patent applications and patents listed in the table below (the "Patents");

Patent or Application No.	Country	Filing Date	Title of Patent and First Named Inventor
5,235,672 (07/651,477)	US	8/10/1993 (2/6/1991)	Hardware for electronic neural network
6,389,404 (09/223,476)	US	5/14/2002 (12/30/1998)	Carson, John C.  Neural processing module with input architectures that make maximal use of a weighted synapse array
			Carson, John C.; Saunders, Christ H.
6,650,704 (09/427,384)	us	11/18/2003 (10/25/1999)	Method of producing a high quality, high resolution image from a sequence of low quality, low resolution images that are undersampled and subject to jitter
			Carlson, Randolph S.; Arnold, Jack L.; Feldmus, Valentine G.
6,829,237 (09/973,857)	us	12/7/2004 (10/9/2001)	High speed multi-stage switching network formed from stacked switching layersCarson, John C.; Ozguz, Volkan H.
7,082,591 (10/346,363)	us	7/25/2006 (1/17/2003)	Method for effectively embedding various integrated circuits within field programmable gate arrays
6,856,167		2/15/2005	Carlson, Randolph S.  Field programmable gate array with a variably wide word width memory
(10/347,038)	US	(1/17/2003)	Ozguz, Volkan H.; Carlson, Randolph S.; Gann, Keith D.; Leon, John P.

Patent or Application No.	Country	<u>Filing Date</u>	Title of Patent and First Named Inventor
7,265,579 (11/037,490)	US	9/4/2007 (1/18/2005)	Field programmable gate array incorporating dedicated memory stacks  Carlson, Randolph Stuart; Ozguz, Volkan; Gann, Keith D.; Leon,
5,508,836 (08/305,066)	US	4/16/1996 (9/13/1994)	John P.  Infrared wireless communication between electronic system components  DeCaro, Robert; Saunders, Christ H.; Maeding, Dale
5,635,705 (08/526,415)	us	6/3/1997 (9/11/1995)	Sensing and selecting observed events for signal processing  Saunders, Christ H.
6,195,268 (09/031,435)	US	2/27/2001 (2/26/1998)	Stacking layers containing enclosed IC chips  Eide, Floyd K.
5,045,685 (07/534,969)	us	9/3/1991 (6/6/1990)	Analog to digital conversion on multiple channel IC chips  Wall, Llewellyn E.
5,104,820 (07/720,025)	us	4/14/1992 (6/24/1991)	Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting  Go, Tiong C.(deceased,); Minahan, Joseph A.; Shanken, Stuart N.
5,279,991 (07/996,794)	US	1/18/1994 (12/24/1992)	Method for fabricating stacks of IC chips by segmenting a larger stack  Minahan, Joseph A.; Pepe, Angel A.
5,432,318 (08/178,923)	us	7/11/1995 (1/7/1994)	Apparatus for segmenting stacked IC chips  Minahan, Joseph A.
5,304,790 (07/956,914)	US	4/19/1994 (10/5/1992)	Apparatus and system for controllably varying image resolution to reduce data output
5,347,428 (07/985,837)	US	9/13/1994 (12/3/1992)	Arnold, Jack  Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip  Carson, John C.; Indin, Ronald J.; Shanken, Stuart N.

			Title of Patent and First Named
Patent or Application No.	Country	Filing Date	<u>Inventor</u>
5,406,701 (08/120,675)	US	4/18/1995 (9/13/1993)	Fabrication of dense parallel solder bump connections  Pepe, Angel A.; Reinker, David M.; Minahan, Joseph A.
5,424,920 (08/232,739)	US	6/13/1995 (4/25/1994)	Non-conductive end layer for integrated stack of IC chips  Miyake, Michael K.
5,432,729 (08/255,465)	us	7/11/1995 (6/8/1994)	Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack  Carson, John C.; Some, Raphael R.
5,581,498 (08/326,645)	US	12/3/1996 (10/20/1994)	Stack of IC chips in lieu of single IC chip  Ludwig, David E.; Saunders, Christ H.; Some, Raphael R.; Stuart, John J.
5,688,721 (08/62,2671)	us	11/18/1997 (3/26/1996)	3D stack of IC chips having leads reached by vias through passivation covering access plane
5,953,588 (08/777,747)	US	9/14/1999 (12/21/1996)	Johnson, Tony K.  Stackable layers containing encapsulated IC chips  Camien, Andrew N; Yamaguchi, James S.
6,072,234 (09/316,740)	US	6/6/2000 (5/21/1999)	Stack of equal layer neo-chips containing encapsulated IC chips of different sizes  Camien, Andrew N.; Yamaguchi, James S.
5,955,668 (09/166,458)	us	9/21/1999 (10/5/1998)	Multi-element micro gyro  Hsu, Ying W.; Reeds, III, John W.; Saunders, Christ H.
6,089,089 (09/301,847)	us	7/18/2000 (4/29/1999)	Multi-element micro gyro  Hsu, Ying W.
6,578,420 (09/604,782)	US	6/17/2003 (6/26/2000)	Multi-axis micro gyro structure  Hsu, Ying Wen
6,014,316 (09/095,416)	US	1/11/2000 (6/10/1998)	IC stack utilizing BGA contacts Eide, Floyd K.

Title of	Patent	and	<u>First</u>	<u>Named</u>

Patent or Application No.	Country	Filing Date	Inventor
ratell of Apphoasion No.			IC stack utilizing secondary lead
6,028,352	US	2/22/2000(6/10/199	frames
(09/095,415)	03	8)	
			Eide, Floyd K.
			Stackable layers containing
6,117,704	110	9/12/2000	encapsulated chips
(09/282,704)	US	(3/31/1999)	Yamaguchi, James S.; Ozguz,
			Volkan H.; Camien, Andrew N.
		-	Method and apparatus for
			temperature compensation of an
6,476,392		11/5/2002	uncooled focal plane array
(09/853,819)	US	(5/11/2001)	
(65/666,616)		(4.7.1.2001)	Kaufman, Charles S.; Carson,
			Randolph S.; Hornback, William B.
	-		Method and apparatus for
			temperature compensation of an
		5/40/0005	uncooled focal plane array
6,891,160	us	5/10/2005	•
(10/281,393)	-	(10/25/2002)	Kaufman, Charles S.; Carson,
			Randolph S.; Hornback, William
			B
			Imaging device with multiple
			fields of view incorporating memory-based temperature
7,235,785		6/26/2007	compensation of an uncooled
(11/048,634)	US	(1/31/2005)	focal plane array
(111040,004)		(	, and the same of
			Hornback, Bert; Harwood, Doug;
			Boyd, W. Eric; Carlson, Randy
			Retro-reflector warm stop for
0.500.505		7/00/0000	uncooled thermal imaging cameras and method of using the
6,596,997	US	7/22/2003 (8/3/2001)	same
(09/921,525)		(0/3/2001)	Same
			Kaufman, Charles S.
			Stackable microcircuit layer
			formed from a plastic
6,706,971	us	3/16/2004	encapsulated microcircuit
(10/142,557)		(5/10/2002)	Albert Develop M. Comp. Matth
			Albert, Douglas M.; Gann, Keith D.
			Method of fabricating known
			good dies from packaged
7,174,627	บร	2/13/2007	integrated circuits
(10/338,974)		(1/9/2003)	
			Gann, Keith D.
			Stack of multilayer modules with
			heat-focusing metal layer
6,560,109	luc luc	5/6/2003	Vomaguahi lamas Cataus:
(09/949,024)	US	(9/7/2001)	Yamaguchi, James Satsuo; Pepe, Angel Antonio; Ozguz,
			Volkan H.; Camien, Andrew
			Nelson
	_:		

Patent or Application No.	Country	Filing Date	Title of Patent and First Named Inventor  Stacking of multilayer modules
6,717,061 (09/949,512)	us	4/6/2004 (9/7/2001)	Yamaguchi, James Satsuo; Pepe, Angel Antonio; Ozguz, Volkan H.; Camien, Andrew Nelson
6,734,370 (09/948,950)	US	5/11/2004 (9/7/2001)	Multilayer modules with flexible substrates  Yamaguchi, James Satsuo; Pepe, Angel Antonio; Ozguz, Volkan H.; Camien, Andrew Nelson
7,127,807 (10/431,914)	US	10/31/2006 (5/7/2003)	Process of manufacturing multilayer modules  Yamaguchi, James Satsuo; Pepe, Angel Antonio; Ozguz, Volkan H.; Camien, Andrew Nelson
6,797,537 (09/938,686)	us	9/28/2004 (10/30/2001)	Method of making stackable layers containing encapsulated integrated circuit chips with one or more overlaying interconnect layers
6,784,547		8/31/2004	Pepe, Angel Antonio; Yamaguchi, James Satsuo Stackable layers containing encapsulated integrated circuit chips with one or more overlying
(10/302,680)	US	(11/21/2002)	Pepe, Angel Antonio; Yamaguchi, James Satsuo Three-dimensional module
7,239,012 (10/951,990)	us	7/3/2007 (9/28/2004)	comprised of layers containing IC chips with overlying interconnect layers
6,806,559 (10/128,728)	US	10/19/2004(4/22/20 02)	Pepe, Angel; Yamaguchi, James  Method and apparatus for connecting vertically stacked integrated circuit chips  Gann, Keith D.; Albert, Douglas M.
6,912,862 (10/615,641)	us	7/5/2005 (7/8/2003)	Cryopump piston position tracking Sapir, Itzhak
6 067 /11		11/22/2005	Stackable layers containing ball

11/22/2005 (2/7/2003)

บร

6,967,411 (10/360,244)

> PATENT REEL: 022631 FRAME: 0881

grid array packages

Eide, Floyd K.

Patent or Application No.	Country	Filing Date	Title of Patent and First Named Inventor
7,242,082 (11/229,351)	US	6/10/2007 (9/15/2005)	Stackable layer containing ball grid array package
(11/228,551)		(0/10/2000)	Eide, Floyd
			Method for electrical
6,993,835		2/7/2006	interconnection of angularly
(10/726,888)	US	(12/4/2003)	disposed conductive patterns
			Albert, Douglas Marice
			Method for creating neo-wafers
		0/4.4/0000	from singulated integrated circuit
6,998,328 (10/701,783)	us	2/14/2006 (11/5/2003)	die and a device made according to the method
			Stern, Jonathan Michael
7.447.000			Neo-wafer device and method
7,417,323	US	(11/6/2003)	
(10/703,177)			Sambo S. He
			Method for making a neo-layer
7,198,965	1	4/3/2007	comprising embedded discrete
(11/354,370)	US	(2/14/2006)	components
			He, Sambo
	US		Three-dimensional imaging
		2/20/2007 (3/22/2004)	processing module incorporating
			stacked layers containing
7,180,579			microelectronic circuits
(10/806,037)		(3/22/2004)	Ludwig, David E.; Kennedy, John
			V.; Kleinhans, William; Liu, Tina;
			Krutzik, Christian
			Three-dimensional LADAR
			module with alignment reference
7,436,494		10/14/2008	insert circuitry
(11/706,724)	US	(2/15/2007)	I I D. N. F. Kassada laba
(			Ludwig, David E.; Kennedy, John V.; Kleinhans, William; Liu, Tina;
			Krutzik, Christian
			Method for precision integrated
			circuit die singulation using
		0.000,0000	differential etch rates
7,335,576	US	2/26/2008 (8/5/2005)	
(11/197,828)		(6/5/2005)	David, Ludwig; Yamaguchi,
			James; Clark, Stuart; Boyd, W.
			Eric
7,380,459	110	6/3/2008	Absolute pressure sensor
(11/654,292)	US	(1/16/2007)	Sapir, Itzhak
		-	Vertically stacked pre-packaged
			integrated circuit chips
10/968,572	US	10/19/2004	intogratou on our ompo
			Keith Gann; Douglas N. Albert

			Title of Patent and First Named
Patent or Application No.	Country	Filing Date	Inventor
			High speed switching module
			comprised of stacked layers
7,440,449	us	10/6/2004	incorporating T-connect
(10/960,712)			structures
			John C. Carson; Volkan H. Orguz
			Wire bond method for angularly
		40/04/0007	disposed conductive pads and a device made from the method
11/977,447	US	10/24/2007	device made from the method
			Randy Wayne Bindrup
			Field programmable gate array
			utilizing dedicated memory stacks
44/007 000	110	00/04/0007	in a vertical layer format
11/897,938	US	08/31/2007	Ozguz, Volkan; Carlson,
			Randolph Stuart; Gann, Keith D.;
			Leon, John P.; Boyd, W Eric
			Ball grid array package format
11/825,643	us	7/7/2007	layers and structure
11/023,043		11112001	Keith Gann; W Eric Boyd
			Large Format Thermoelectic
			Infrared Detector and a Method
11/807,671	US	5/30/2007	of Fabrication
			Nia a Hau
			Ying Hsu  Ball Grid Array Stack
11/731,154	us	3/31/2007	Ball Glid Allay Stack
11/701,104	00	0,01,200	Frank Mantz
		****	Stackable tier structure
			comprising high density
11/524,090	US	9/20/2006	feedthrough
			Volkan Ozguz; Jonathan Stern
			MEMS cooling device
11/511,117	บร	8/26/2006	WEING Gooming devices
			Itzhak Sapir
			High density interconnect
			assembly comprising stacked
11/499,403	US	8/4/2006	electronic module
			John V. Kennedy
V-10-			Stackable tier structure
			comprising prefabricated high
11/441,908	US	5/26/2006	density feedthrough
			Volkan Ozguz; Jonathan Stern
			Global positioning using
14/400 400	110	E (E (0000	planetary constants
11/429,468	US	5/5/2006	·
			Sapir Itzhak

Patent or Application No.	Country	Filing Date	<u>Title of Patent and First Named</u> Inventor
1 atom of Appreciation			Low power electronic circuit
11/415,891	us	5/1/2006	incorporating real time clock
			Gary Gottlieb
			Stacked ball grid array package
			module utilizing one or more
11/350,974	US	2/8/2006	interposer layers
			William E. Boyd; Daniel Michaels
			Cornerbond assembly comprising
			three-dimensional electronic
11/301,645	US	12/12/2005	modules
			Albert Douglas
			Stacked microelectronic layer
			and module with three-axis
11/259,683	US	10/25/2005	channel T-connects
			Keith D. Gann; W. Eric Boyd
			Anti-tamper module
11/248,659	US	10/11/2005	·
			Volkan H. Ozguz; John Leon
			Video event capture, storage and
		010410000	processing method and
10/178,390	US	6/24/2002	apparatus
			Randolph S. Carlson
			Chip scale vacuum pump
60/993,689	US		Markate Comin
			Itzhak Sapir Stackable semiconductor chip
			layer comprising prefabricated
			trench interconnect vias
	1.0	0/40/0005	
11/150,712	US	6/10/2005	W. Eric Boyd; Angel Pepe;
			James Yamaguchi; Volkan
			Ozguz; Andrew Camien; Douglas
			Albert  BGA-scale stacks comprised of
			layers containing integrated
			circuit die and a method for
11/062,507	US	2/22/2005	making the same
			O K III MEIII E Band
			Gann Keith; William E. Boyd  Microcombustion power system
12/008,253	us	1/8/2008	Milotocombustion power system
12/000,233	US	17572000	Ying Hsu
			Forced vibration piezo generator
61/007,497	US	12/12/2007	Itahak Capir
			Itzhak Sapir Hardware for electronic neural
SE0570479		10/10/2001	network
(SE92905662.0)	SE	(1/29/1992)	
(0132300002.0)		,	Carson, John C.

			Title of Patent and First Named		
Patent or Application No.	Country	Filing Date	Inventor		
NL0570479 (NL92905662.0)	NL	10/10/2001 (1/29/1992)	Hardware for electronic neural network		
(1420200002.0)			Carson, John C.		
JP2005-507894	JP	1/16/2006	Stackable layers containing ball grid array packages		
			Inventorship not available		
JP2006-286556	JP	10/20/2006	Stackable tier structure comprising high density feedthrough		
			Volkan Ozguz; Jonathan Stern  Neural processing module with		
JP2000-591490	JP	12/30/1999	input architectures that make maximal use of a weighted synapse array		
			Carson, John C.; Saunders,		
ID2202265			Christ H.  IC stack utilizing flexible circuits with BGA contacts		
JP3308265 (JP12-554175)	JP	6/10/1999	Eide, Floyd K.		
JP3511008 (JP12-553982)	JP	6/10/1999	IC stack utilizing secondary leadframes		
			Eide, Floyd K.		
JP3544974 (JP06-0502691)	JP	5/5/1993	Non-conductive end layer for integrated stack of IC chips		
(81 00 0002001)			Miyake, Michael K.		
GB0570479	GB	10/10/2001 (1/29/1992)	Hardware for electronic neural network		
(GB92905662.0)		(112311332)	Carson, John C.		
GB1097467 (GB9992850.2)	GB	11/2/2006 (6/10/1993)	IC stack utilizing secondary leadframes		
,			Eide, Floyd K.		
GB1596433 (GB04394026.1)	GB	1/2/2008 (5/12/2004)	A method for creating neo-wafers from singulated integrated circuit die and a device made according to the methodStern, Jonathan Michael		
GB0596075 (GB93911250.4)	GB	8/22/2001 (5/5/1993)	Non-conductive end layer for integrated stack of IC chips  Miyake, Michael K.		

	0	Filing Date	Title of Patent and First Named
Patent or Application No.	Country	Filing Date	Inventor
GB0683968		10/24/2002	Module comprising IC memory stack dedicated to and structurally combined with an IC
(GB94903352.6)	GB	(12/1/1993)	microprocessor chip Carson, John C.; Indin, Ronald
			J.; Shanken, Stuart N.
GB0695494	GB	2/24/2001	Electronic module comprising a stack of IC chips
(GB94915397.7)	[4B]		Carson, John C.; Some, Raphael R.
GB0713609 (GB94925876.8)	GB	5/7/2003(8/12/1994)	Stack of IC chips as substitute for single IC chipLudwig, David E.; Saunders, Christ H.; Some, Raphael R.; Stuart, John J.
			Fabricating stacks of IC chips by
GB067087			segmenting a larger stack
(GB94909418.9)	GB	(12/16/1993)	MINIHAN JOSEPH A; PEPE ANGEL A
ED 1007107		44/0/0006	IC stack utilizing secondary leadframes
FR1097467 (FR99928570.2)	FR	11/2/2006 (6/10/1993)	leadirames
(FR99920370.2)		(0/10/1983)	Eide, Floyd K.
			A method for creating neo-wafers
		4.12.42.22	from singulated integrated circuit
FR1596433 (FR04394026.1)	FR	1/2/2008 (5/12/2004)	die and a device made according to the method
			Stern, Jonathan Michael
			Non-conductive end layer for
FR0596075 (FR93911250.4)	FR	8/22/2001 (5/5/1993)	integrated stack of IC chips
			Miyake, Michael K.  Module comprising IC memory
			stack dedicated to and
FR0683968		10/24/2002	structurally combined with an IC
(FR94903352.6)	FR	(12/1/1993)	microprocessor chip
			Carson, John C.; Indin, Ronald J.; Shanken, Stuart N.
			Electronic module comprising a
FR0695494	FD.	2/24/2001	stack of IC chips
(FR94915397.7)	FR	(4/19/1994)	Carson, John C.; Some, Raphael R.
			Stack of IC chips as substitute for
ED0712600		5/7/2003	single IC chip
FR0713609 (FR94925876.8)	FR	5/7/2003 (8/12/1994)	Ludwig, David E.; Saunders, Christ H.; Some, Raphael R.; Stuart, John J.

Patent or Application No.	Country	Filing Date	Title of Patent and First Named Inventor
EP02705988.0	EP	1/25/2002	A stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
			Albert, Douglas M.; Gann, Keith D.
EP06255467.0	EP	10/24/2006	Stackable tier structure comprising high density feedthrough
			Volkan Ozguz; Jonathan Stern  Neural processing module with
EP99967712.3	EP	12/30/1999	input architectures that make maximal use of a weighted synapse array
			Carson, John C.; Saunders, Christ H.
EP99928570.2	EP	6/10/1993	IC stack utilizing flexible circuits with BGA contacts
			Eide, Floyd K.
EP02805694.3	EP	7/16/2002	Wearable biomonitor with flexible thinned integrated circuit
LF 02000034.3		771012002	Ogzuz, Volkhan H; Khashayar, Abbas
EP02789292.6	EP	10/25/2002	Stackable layers containing encapsulated integrated circuit chips with one or more overlying interconnect layers and a method of making the same
			Pepe, Angel Antonio; Yamaguchi, James Satsuo
			Stacking of multilayer modules
EP02798173.7	EP	9/9/2002	Yamaguchi, James Satsuo; Pepe, Angel Antonio; Ozguz, Volkan H.; Camien, Andrew Nelson
EP95935157.8	EP	9/27/1995	Infrared wireless communication between electronic system components
			DeCaro, Robert; Saunders, Christ H.; Maeding, Dale
EP03721978.9	EP	4/22/2003	Method and apparatus for connecting vertically stacked integrated circuit chips
			Gann, Keith D.; Albert, Douglas M.

Patent or Application No.	Country	Filing Date	Title of Patent and First Named Inventor
DE69232116 (DE69232116)	DE	10/10/2001 (1/29/1992)	Hardware for electronic neural network
(DE03232110)		(17203.1002)	Carson, John C.
DE69330630 (DE69330630)	DE	8/22/2001 (5/5/1993)	Non-conductive end layer for integrated stack of IC chips
(			Miyake, Michael K.
DE69426695 (DE6942669.5)	DE	2/24/2001 (4/19/1994)	Electronic module comprising a stack of IC chips  Carson, John C.; Some, Raphael
			R.
DE602004011025 (DE602004011025)	DE	1/2/2008 (5/12/2004)	A method for creating neo-wafers from singulated integrated circuit die and a device made according to the method
			Stern, Jonathan Michael
		0.10.0.10.0.00	MEMS cooling device
PCT/US06/039915	wo	8/26/2006	Itzhak Sapir
			Pixel displacement by series-
4,814,629	US	3/21/1989	parallel analog switching
(07/107352)	03	(10/13/1987)	
			Arnold, Jack L.
11/825,643	us	7/7/2007	Ball grid array package format layers and structure
11/020,043	00	17772007	Keith Gann
EP06738029.5	EP	3/10/2006	Method for making a neo-layer comprising embedded discrete components Sambo S. He
JP2000-519921	JP	11/10/1998	Method for thinning semiconductor wafers with circuits and wafers made by the same Inventorship not available
JP2004-72804	JP	3/15/2004	Stackable layer, mini stack, and laminated electronic module Volkan Ozguz
EP06735419.1	EP	2/14/2006	Stacked ball grid array package module utilizing one or more interposer layers William E. Boyd
5,635,010	US	4/14/1995	Dry adhesive joining of layers of electronic devices Angel A. Pepe
6,731,121	US	10/16/2000	Highly configurable capacitive transducer interface circuit Christ Ying Hsu

			Title of Patent and First Named
Patent or Application No.	Country	Filing Date	Inventor
6,513,380	US	6/19/2001	Mems sensor with single central anchor and motion-limiting connection geometry John William Reeds III
6,715,352	US	6/26/2001	Method of designing a flexure system for tuning the modal response of a decoupled micromachined gyroscope and a gyroscoped designed according to the method Michael J. Tracy
6,370,937	US	3/19/2001	Method of canceling quadrature error in an angular rate sensor Ying Wen Hsu
JP2664754	JP	1/4/1998	High density electronic package comprising stacked sub-modules Tiong C. Go
JP2001-533437	JP	10/16/2000	Highly configurable capacitive transducer interface circuit Christ Ying Hsu
EP02744453.8	EP	6/18/2002	Mems sensor with single central anchor and motion-limiting connection geometry John William Reeds III
EP02746710.9	EP	6/18/2002	Method of designing a flexure system for tuning the modal response of a decoupled micromachined gyroscope and a gyroscoped designed according to the method Michael J. Tracy
JP2002-562134	JP	1/25/2002	A stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
12/287,691	US	10/10/2008	Three dimensional LADAR module with alignment reference insert circuitry comprising high density interconnect structure John Kennedy; David Ludwig; Christian Krutzik
EP03818224.2	EP	8/8/2003	Stackable layers containing ball grid array packages  Eide, Floyd K.

(b) all patents and patent applications (i) to which any of the Patents directly or indirectly claims priority, (ii) for which any of the Patents directly or indirectly forms a basis for priority, and/or (iii) that were co-owned applications that incorporate by reference, or are incorporated by reference into, the Patents;

- (c) all reissues, reexaminations, extensions, continuations, continuations in part, continuing prosecution applications, requests for continuing examinations, divisions, registrations of any item in any of the foregoing categories (a) and (b);
- (d) all foreign patents, patent applications, and counterparts relating to any item in any of the foregoing categories (a) through (c), including, without limitation, certificates of invention, utility models, industrial design protection, design patent protection, and other governmental grants or issuances;
- (e) all items in any of the foregoing in categories (b) through (d), whether or not expressly listed as Patents below and whether or not claims in any of the foregoing have been rejected, withdrawn, cancelled, or the like;
- (f) inventions, invention disclosures, and discoveries described in any of the Patents and/or any item in the foregoing categories (b) through (e) that (i) are included in any claim in the Patents and/or any item in the foregoing categories (b) through (e), (ii) are subject matter capable of being reduced to a patent claim in a reissue or reexamination proceedings brought on any of the Patents and/or any item in the foregoing categories (b) through (e), and/or (iii) could have been included as a claim in any of the Patents and/or any item in the foregoing categories (b) through (e);
- (g) all rights to apply in any or all countries of the world for patents, certificates of invention, utility models, industrial design protections, design patent protections, or other governmental grants or issuances of any type related to any item in any of the foregoing categories (a) through (f), including, without limitation, under the Paris Convention for the Protection of Industrial Property, the International Patent Cooperation Treaty, or any other convention, treaty, agreement, or understanding;
- (h) all causes of action (whether known or unknown or whether currently pending, filed, or otherwise) and other enforcement rights under, or on account of, any of the Patents and/or any item in any of the foregoing categories (b) through (g), including, without limitation, all causes of action and other enforcement rights for
  - (1) damages,
  - (2) injunctive relief, and
  - (3) any other remedies of any kind

for past, current, and future infringement; and

(i) all rights to collect royalties and other payments under or on account of any of the Patents and/or any item in any of the foregoing categories (b) through (h).

Assignor represents, warrants and covenants that:

(1) Assignor has the full power and authority, and has obtained all third party consents, approvals and/or other authorizations required to enter into this Agreement and to carry out its obligations hereunder, including the assignment of the Patent Rights to Assignee; and

(2) Assignor owns, and by this document assigns to Assignee, all right, title, and interest to the Patent Rights, including, without limitation, all right, title, and interest to sue for infringement of the Patent Rights. Assignor has obtained and properly recorded previously executed assignments for the Patent Rights as necessary to fully perfect its rights and title therein in accordance with governing law and regulations in each respective jurisdiction. The Patent Rights are free and clear of all liens, claims, mortgages, security interests or other encumbrances, and restrictions. There are no actions, suits, investigations, claims or proceedings threatened, pending or in progress relating in any way to the Patent Rights. There are no existing contracts, agreements, options, commitments, proposals, bids, offers, or rights with, to, or in any person to acquire any of the Patent Rights.

Assignor hereby authorizes the respective patent office or governmental agency in each jurisdiction to issue any and all patents, certificates of invention, utility models or other governmental grants or issuances that may be granted upon any of the Patent Rights in the name of Assignee, as the assignee to the entire interest therein.

Assignor will, at the reasonable request of Assignee and without demanding any further consideration therefore, do all things necessary, proper, or advisable, including without limitation, the execution, acknowledgment, and recordation of specific assignments, oaths, declarations, and other documents on a country-by-country basis, to assist Assignee in obtaining, perfecting, sustaining, and/or enforcing the Patent Rights. The terms and conditions of this Assignment of Patent Rights will inure to the benefit of Assignee, its successors, assigns, and other legal representatives and will be binding upon Assignor, its successors, assigns, and other legal representatives.

IN WITNESS	WHEREOF	this Assignment	of Patent Rigl	hts is executed a	t CALIFORNIA
Hand 16		·	Č		

#### **ASSIGNOR:**

**Irvine Sensors Corporation** 

Title: Styles Chieffinence (Signature MUST be attested)

ATTESTATION OF SIGNATURE PURSUANT TO 28 U.S.C. § 1746

The undersigned witnessed the signature of Jan J. Strand Je. to the above Assignment of Patent Rights on behalf of Irvine Sensors Corporation and makes the following statements:

1. I am over the age of 18 and competent to testify as to the facts in this Attestation block if called upon to do so.

- 2. Is a state of satisfactory evidence) and appeared before me on 16 mach, 2009 to execute the above Assignment of Patent Rights on behalf of Irvine Sensors Corporation.
- 3. John J. Stund Je subscribed to the above Assignment of Patent Rights on behalf of Irvine Sensors Corporation.

I declare under penalty of perjury under the laws of the United States of America that the statements made in the three (3) numbered paragraphs immediately above are true and correct.

EXECUTED on 16 march, 2009 (date)

Print Name: JOHN C. CARSON

RECORDED: 05/04/2009