

# PATENT ASSIGNMENT

Electronic Version v1.1  
 Stylesheet Version v1.1

|                                                                                                                                                                                                           |                             |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|
| SUBMISSION TYPE:                                                                                                                                                                                          | NEW ASSIGNMENT              |
| NATURE OF CONVEYANCE:                                                                                                                                                                                     | ASSIGNMENT                  |
| CONVEYING PARTY DATA                                                                                                                                                                                      |                             |
| Name                                                                                                                                                                                                      | Execution Date              |
| Impinj, Inc.                                                                                                                                                                                              | 06/26/2009                  |
| RECEIVING PARTY DATA                                                                                                                                                                                      |                             |
| Name:                                                                                                                                                                                                     | Virage Logic Corporation    |
| Street Address:                                                                                                                                                                                           | 47100 Bayside Parkway       |
| City:                                                                                                                                                                                                     | Fremont                     |
| State/Country:                                                                                                                                                                                            | CALIFORNIA                  |
| Postal Code:                                                                                                                                                                                              | 94538                       |
| PROPERTY NUMBERS Total: 1                                                                                                                                                                                 |                             |
| Property Type                                                                                                                                                                                             | Number                      |
| Application Number:                                                                                                                                                                                       | 12403333                    |
| CORRESPONDENCE DATA                                                                                                                                                                                       |                             |
| Fax Number:                                                                                                                                                                                               | (650)320-7701               |
| <i>Correspondence will be sent via US Mail when the fax attempt is unsuccessful.</i>                                                                                                                      |                             |
| Phone:                                                                                                                                                                                                    | (650) 320-7700              |
| Email:                                                                                                                                                                                                    | mpizarro@nixonpeabody.com   |
| Correspondent Name:                                                                                                                                                                                       | David B. Ritchie            |
| Address Line 1:                                                                                                                                                                                           | P.O. Box 60610              |
| Address Line 4:                                                                                                                                                                                           | Palo Alto, CALIFORNIA 94306 |
| ATTORNEY DOCKET NUMBER:                                                                                                                                                                                   | VIRP-0212CON (468188-099)   |
| NAME OF SUBMITTER:                                                                                                                                                                                        | David B. Ritchie            |
| Total Attachments: 10<br>source=VIRP-0212CON_AS#page1.tif<br>source=VIRP-0212CON_AS#page2.tif<br>source=VIRP-0212CON_AS#page3.tif<br>source=VIRP-0212CON_AS#page4.tif<br>source=VIRP-0212CON_AS#page5.tif |                             |

CH \$40.00 12403333

**501019598**

**PATENT**  
**REEL: 023540 FRAME: 0660**

source=VIRP-0212CON\_AS#page6.tif  
source=VIRP-0212CON\_AS#page7.tif  
source=VIRP-0212CON\_AS#page8.tif  
source=VIRP-0212CON\_AS#page9.tif  
source=VIRP-0212CON\_AS#page10.tif

## PATENT ASSIGNMENT

WHEREAS, IMPINJ, INC., organized and existing under the laws of the State of Delaware, and having a place of business at 701 N. 34<sup>th</sup> Street, Suite 300, Seattle, Washington 98103 ("Assignor"), is the assignee of the inventions listed in Schedule A for which certain patent applications have been filed, certain of which have issued as Letters Patents of the United States;

and WHEREAS, VIRAGE LOGIC CORPORATION, organized and existing under the laws of the State of Delaware, and having a place of business at 47100 Bayside Parkway, Fremont, California 94538 ("Assignee"), is desirous of obtaining the entire right, title and interest in, to and under the said inventions and the said applications and Letters Patents listed in Schedule A (hereinafter, the "Properties"):

NOW, THEREFORE, in consideration of the sum of One Dollar (\$1.00) to it in hand paid, and other good and valuable consideration, the receipt of which is hereby acknowledged, the said Assignor has sold, assigned, transferred and set over, and by these presents does hereby sell, assign, transfer and set over, unto the said Assignee, its successors, legal representatives and assigns, Assignor's entire right, title and interest in, to and under the Properties and all divisions, renewals, continuations, and continuations-in-part thereof, and all Letters Patent of the United States which may be granted thereon and all reissues, re-examined patents, and extensions thereof, to the full end of the term thereof, as fully and entirely as the same would have been held by Assignor had this assignment and sale not been made, including all rights to recover damages for any and all past infringement, and all applications for Letters Patent which may hereafter be filed for said Properties in any country or countries foreign to the United States, and all Letters Patent which may be granted for said Properties in any country or countries foreign to the United States and all extensions, renewals and reissues thereof and all rights of priority in any such country or countries based upon the filing of applications for said Properties for Letters Patent of the United States which are created by any law, treaty or international convention; and Assignors hereby authorize and request the Commissioner of Patents of the United States, and any Official of any country or countries foreign to the United States, whose duty it is to issue patents on applications as aforesaid, to issue all Letters Patent for said Properties to the said Assignee, its successors, legal representatives and assigns, in accordance with the terms of this instrument.

AND ASSIGNOR HEREBY covenants that it has full right to convey the entire interest herein assigned, and that it has not executed, and will not execute, any agreement in conflict herewith.

AND ASSIGNOR HEREBY further covenants and agrees that it will communicate to the said Assignee, its successors, legal representatives and assigns, any facts known to Assignor

respecting said Properties, and testify in any legal proceeding, sign all lawful papers, execute all divisional, continuing, reissue and foreign applications, make all rightful oaths, and generally do everything possible to aid the said Assignee, its successors, legal representatives and assigns, to obtain and enforce proper protection for said Properties in all countries.

**[Signature Pages Follow]**

IN TESTIMONY WHEREOF, the undersigned officers and individuals of Assignor and Assignee, with authority to do so, have hereunto set their hands and seals on the dates set forth below.

ASSIGNOR:

IMPINJ, INC.

By: MTA

Name: William T. Collieran

Title: President & CEO

Date: 6/25, 2008


State of WA }  
County of King } SS.:

William T. Collieran on June 26, 2008, before me, Stacy L. Jones, personally appeared William T. Collieran, who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) is subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed the instrument.

I certify under PENALTY OF PERJURY under the laws of the State of Washington that the foregoing paragraph is true and correct.

WITNESS my hand and official seal

Stacy L. Jones



IN TESTIMONY WHEREOF, the undersigned officers and individuals of Assignor and Assignee, with authority to do so, have hereunto set their hands and seals on the dates set forth below.

ASSIGNEE:

VIRAGE LOGIC CORPORATION

Date: June 26, 2008

By: [Signature]  
Name: Christine Russell  
Title: Chief Financial Officer


State of California )  
County of Alameda ) SS.:

On June 26, 2008, before me, Chau B. Ho <sup>Notary Public</sup>, personally appeared Christine Russell, who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) is subscribed to the within instrument and acknowledged to me that he/~~she~~/they executed the same in his/~~her~~/their authorized capacity(ies); and that by his/~~her~~/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed the instrument.

I certify under PENALTY OF PERJURY under the laws of the State of California that the foregoing paragraph is true and correct.

WITNESS my hand and official seal

[Signature]



SCHEDULE A

| Title                                                                                | Application Number | Filing Date | Publ'n Number | Publ'n Date | Patent Number | Issue Date |
|--------------------------------------------------------------------------------------|--------------------|-------------|---------------|-------------|---------------|------------|
| METHOD AND APPARATUS FOR TRIMMING HIGH-RESOLUTION DIGITAL-TO-ANALOG CONVERTER        | 10/661,037         | 9/12/2003   |               |             |               |            |
| VARIABLE DELAY CIRCUIT AND METHOD HAVING CONTINUOUSLY VARIABLE DELAY RESOLUTION      | 10/666,789         | 9/17/2003   |               |             |               |            |
| METHOD AND APPARATUS FOR PROGRAMMING SINGLE-POLY PFET-BASED NONVOLATILE MEMORY CELLS | 11/528,069         | 9/26/2006   | 20070019475   | 1/25/2007   |               |            |
| METHOD AND APPARATUS FOR PROGRAMMING SINGLE-POLY PFET-BASED NONVOLATILE MEMORY CELLS | 11/528,262         | 9/26/2006   | 20070019477   | 1/25/2007   |               |            |
| METHOD AND APPARATUS FOR PROGRAMMING SINGLE-POLY PFET-BASED NONVOLATILE MEMORY CELLS | 11/528,150         | 9/26/2006   | 20070019476   | 1/25/2007   |               |            |
| PMOS MEMORY CELL                                                                     | 10/936,283         | 9/7/2004    | 20050030827   | 2/10/2005   |               |            |
| A HIGH-VOLTAGE LDMOSFET AND APPLICATIONS THEREFOR IN STANDARD CMOS                   | 10/952,708         | 9/28/2004   | 20050258461   | 11/24/2005  |               |            |
| GAIN-ENHANCED INVERTER DEVICE                                                        | 11/207,388         | 8/18/2005   |               |             |               |            |
| REDUNDANT NON-VOLATILE MEMORY CELL                                                   | 11/106,982         | 4/15/2005   | 20060221715   | 10/5/2006   |               |            |
| SCHOTTKY JUNCTION DIODE DEVICES IN CMOS                                              | 11/387,603         | 3/22/2006   | 20060223247   | 10/5/2006   |               |            |
| SCHOTTKY JUNCTION DIODE DEVICES IN CMOS WITH MULTIPLE WELLS                          | 11/387,515         | 3/22/2006   | 20060223246   | 10/5/2006   |               |            |
| TUNNELING-ENHANCED FLOATING GATE SEMICONDUCTOR DEVICE                                | 11/133,718         | 5/19/2005   | 20060220096   | 10/5/2006   |               |            |
|                                                                                      |                    |             |               |             |               | 5          |

SVL-59242v1

|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |            |            |             |            |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|-------------|------------|
| FAULT TOLERANT NON VOLATILE<br>MEMORIES AND METHODS                                                                                                                                                                                                                                                                                                                                                                                                                                      | 11/372,438 | 3/9/2006   | 20060220639 | 10/5/2006  |
| PSEUDO-NONVOLATILE DIRECT-<br>TUNNELING FLOATING-GATE DEVICE<br>REDUCED AREA HIGH VOLTAGE<br>SWITCH FOR NVM                                                                                                                                                                                                                                                                                                                                                                              | 11/224,743 | 9/12/2005  |             |            |
| GRADED JUNCTION HIGH VOLTAGE<br>SEMICONDUCTOR DEVICE                                                                                                                                                                                                                                                                                                                                                                                                                                     | 11/513,597 | 8/30/2006  | 20060291319 | 12/28/2006 |
| NON-VOLATILE MEMORY DEVICES<br>HAVING FLOATING-GATE FETS<br>WITH DIFFERENT SOURCE-GATE AND<br>DRAIN-GATE BORDER LENGTHS<br>MEMORY MANAGEMENT UNIT (MMU)<br>TO MAKE ONLY ONE TIME<br>PROGRAMMABLE (OTP) MEMORY<br>APPEAR MULTIPLE TIMES<br>PROGRAMMABLE (MTP)<br>ONE TIME PROGRAMMABLE<br>MEMORY TEST STRUCTURES AND<br>METHODS                                                                                                                                                           | 11/701,710 | 2/2/2007   | 20070093028 | 4/26/2007  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/818,757 | 6/15/2007  |             |            |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/768,974 | 6/27/2007  |             |            |
| NON-VOLATILE MEMORY WITH<br>PROGRAMMING THROUGH BAND-TO-<br>BAND TUNNELING AND IMPACT<br>IONIZATION GATE CURRENT<br>NON-VOLATILE MEMORY CELL<br>CIRCUIT WITH PROGRAMMING<br>THROUGH BAND-TO-BAND<br>TUNNELING AND IMPACT<br>IONIZATION GATE CURRENT<br>COUNTERACTING OVER-TUNNELING<br>IN NONVOLATILE MEMORY CELLS<br>INVERTER NON-VOLATILE MEMORY<br>CELL AND ARRAY SYSTEM<br>INVERTER NON-VOLATILE MEMORY<br>CELL AND ARRAY SYSTEM<br>ELECTROSTATIC DISCHARGE<br>MANAGEMENT APPARATUS, | 11/601,474 | 11/16/2006 |             |            |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/601,305 | 11/16/2006 |             |            |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/731,228 | 3/29/2007  | 20070171724 | 7/26/2007  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/748,541 | 5/15/2007  | 20070263456 | 11/15/2007 |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/842,862 | 8/21/2007  |             |            |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11/837,810 | 8/13/2007  |             |            |



# SYSTEMS, AND METHODS

|                                                                                                                                                 |            |            |
|-------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|
| HYBRID NON-VOLATILE MEMORY<br>CONFIGURABLE SINGLE BIT/DUAL<br>BITS MEMORY                                                                       | 11/829,370 | 7/27/2007  |
| ADAPTIVE PROGRAMMING OF<br>MEMORY CIRCUIT                                                                                                       | 11/981,056 | 10/30/2007 |
| IMPROVED P1ET NONVOLATILE<br>MEMORY                                                                                                             | 11/982,277 | 10/31/2007 |
| MULTI-LEVEL NON-VOLATILE<br>MEMORY CELL WITH HIGH-VT<br>ENHANCED BTBT DEVICE<br>METHODS FOR ADAPTIVE<br>PROGRAMMING OF MEMORY<br>CIRCUIT        | 11/865,777 | 10/2/2007  |
| NON VOLATILE MEMORY CIRCUIT<br>WITH TAILORED RELIABILITY<br>HIGH VOLTAGE SWITCH USING<br>THREE FETS                                             | 12/080,127 | 3/31/2008  |
| RFID TAG WITH REDUNDANT NON-<br>VOLATILE MEMORY CELL                                                                                            | 11/982,278 | 10/31/2007 |
| RFID TAG HAVING NON-VOLATILE<br>MEMORY DEVICE HAVING<br>FLOATING-GATE FETS WITH<br>DIFFERENT SOURCE-GATE AND<br>DRAIN-GATE BORDER LENGTHS       | 12/114,574 | 5/2/2008   |
| RFID TAG SEMICONDUCTOR CHIP<br>WITH MEMORY MANAGEMENT UNIT<br>(MMU) TO MAKE ONLY ONE TIME<br>PROGRAMMABLE (OTP) MEMORY<br>APPEAR MULTIPLE TIMES | 12/143,133 | 6/20/2008  |
| PROGRAMMABLE (MTP)<br>RADIO FREQUENCY IDENTIFICATION<br>DEVICE POWER-ON RESET<br>MANAGEMENT                                                     | 12/020,522 | 1/26/2008  |
| RADIO FREQUENCY IDENTIFICATION<br>DEVICE ELECTROSTATIC DISCHARGE<br>MANAGEMENT                                                                  | 12/006,330 | 12/31/2007 |
|                                                                                                                                                 | 12/006,321 | 12/31/2007 |
|                                                                                                                                                 | 11/965,359 | 12/27/2007 |
|                                                                                                                                                 | 11/965,307 | 12/27/2007 |

SVI:59242v1

|                                                                                                                                                                                                                                                                                                                               |                   |           |             |           |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-----------|-------------|-----------|-----------|
| RADIO FREQUENCY (RFID) TAG INCLUDING CONFIGURABLE SINGLE BIT/DUAL BITS MEMORY LEAKAGE TOLERANT NVM CELL AND ARRAY<br>USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED CIRCUITS<br>DETECTING LACK OF PRIOR PROGRAMMING IN NVM CELLS BY DIFFERENTIAL READOUT | 12/012,910        | 2/5/2008  |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | 11/124,695        | 5/9/2005  |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | 11/403,464        | 4/12/2006 |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | 11/502,658        | 8/11/2006 |             |           |           |
| REWRITEABLE ELECTRONIC FUSES<br>REWRITEABLE ELECTRONIC FUSES<br>FLOATING-GATE SEMICONDUCTOR STRUCTURES<br>FLOATING-GATE SEMICONDUCTOR STRUCTURES<br>FLOATING-GATE SEMICONDUCTOR STRUCTURES                                                                                                                                    | PCT/US2005/010431 | 3/30/2004 |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | PCT/US2005/010432 | 3/30/2004 |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | PCT/US03/21677    | 7/9/2003  | 2004006340  | 1/15/2004 |           |
|                                                                                                                                                                                                                                                                                                                               | 3763467.2         | 7/9/2003  | 1522105     | 4/13/2005 |           |
| METHOD AND APPARATUS FOR TRIMMING HIGH-RESOLUTION DIGITAL-TO-ANALOG CONVERTER<br>USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED CIRCUITS                                                                                                                 | 2004-520129       | 7/9/2003  |             |           |           |
|                                                                                                                                                                                                                                                                                                                               | 09/929,652        | 8/31/2001 |             |           | 2003      |
|                                                                                                                                                                                                                                                                                                                               | 10/681,577        | 10/7/2003 | 20040124892 | 7/1/2004  | 5/23/2006 |
|                                                                                                                                                                                                                                                                                                                               |                   |           | 6,664,909   | 7,049,872 |           |

|                                                                                                                                |            |            |             |            |           |            |
|--------------------------------------------------------------------------------------------------------------------------------|------------|------------|-------------|------------|-----------|------------|
| METHOD AND APPARATUS FOR<br>PREVENTING OVERTUNNELING IN<br>PFET-BASED NONVOLATILE MEMORY<br>CELLS                              | 10/245,183 | 9/16/2002  | 20040052113 | 3/18/2004  | 6,853,583 | 2/8/2005   |
| REWRITEABLE ELECTRONIC FUSES                                                                                                   | 10/813,907 | 3/30/2004  | 20050219931 | 10/6/2005  | 7,242,614 | 7/10/2007  |
| REWRITEABLE ELECTRONIC FUSES                                                                                                   | 10/814,866 | 3/30/2004  | 20050219932 | 10/6/2005  | 7,388,420 | 6/17/2008  |
| REWRITEABLE ELECTRONIC FUSES<br>METHOD AND APPARATUS FOR<br>PROGRAMMING SINGLE-POLY PFET-<br>BASED NONVOLATILE MEMORY<br>CELLS | 10/814,868 | 3/30/2004  | 20050237840 | 10/27/2005 | 7,177,182 | 2/13/2007  |
| HIGH-VOLTAGE SWITCHES IN<br>SINGLE-WEI.L. CMOS PROCESSES                                                                       | 10/936,282 | 9/7/2004   | 20050030826 | 2/10/2005  | 7,149,118 | 12/12/2006 |
| DIFFERENTIAL FLOATING GATE<br>NONVOLATILE MEMORIES                                                                             | 10/814,867 | 3/30/2004  | 20050052201 | 3/10/2005  | 7,145,370 | 12/5/2006  |
| HIGH-VOLTAGE CMOS-COMPATIBLE<br>CAPACITORS                                                                                     | 10/437,262 | 5/12/2004  | 20040037127 | 2/26/2004  | 6,950,342 | 9/27/2005  |
| PFET NONVOLATILE MEMORY<br>NATIVE HIGH-VOLTAGE N-CHANNEL<br>LDMOSFET IN STANDARD LOGIC<br>CMOS                                 | 10/635,247 | 8/5/2003   |             |            | 6,842,327 | 1/11/2005  |
| HIGH VOLTAGE FET GATE<br>STRUCTURE                                                                                             | 10/839,985 | 5/5/2004   | 20050063235 | 3/24/2005  | 7,221,596 | 5/22/2007  |
| GRADED-JUNCTION HIGH-VOLTAGE<br>MOSFET IN STANDARD LOGIC CMOS<br>COUNTERACTING OVERTUNNELING<br>IN NONVOLATILE MEMORY CELLS    | 10/884,236 | 7/2/2004   | 20060001087 | 1/5/2006   | 7,315,067 | 1/11/2008  |
|                                                                                                                                | 11/138,888 | 5/26/2005  | 20060001050 | 1/5/2006   | 7,375,398 | 5/20/2008  |
|                                                                                                                                | 10/884,326 | 7/2/2004   | 20050236666 | 10/27/2005 | 7,145,203 | 12/5/2006  |
|                                                                                                                                | 10/830,280 | 4/21/2004  | 20040195593 | 10/7/2004  | 7,212,446 | 5/11/2007  |
| HYBRID NON-VOLATILE MEMORY<br>CAPACITIVE LEVEL SHIFTING FOR<br>ANALOG SIGNAL PROCESSING                                        | 11/237,099 | 9/28/2005  | 20060023550 | 2/2/2006   | 7,283,390 | 10/16/2007 |
| HIGH-VOLTAGE CMOS-COMPATIBLE<br>CAPACITORS                                                                                     | 11/313,549 | 12/20/2005 | 20070139244 | 6/21/2007  | 7,233,274 | 6/19/2007  |
|                                                                                                                                | 10/931,583 | 9/1/2004   | 20050093094 | 5/5/2005   | 7,071,507 | 7/4/2006   |

SVI-59242v1

|                                                       |            |           |             |           |           |            |
|-------------------------------------------------------|------------|-----------|-------------|-----------|-----------|------------|
| HIGH-VOLTAGE CMOS-COMPATIBLE<br>CAPACITORS            | 10/931,582 | 9/1/2004  | 20050030702 | 2/10/2005 | 7,042,701 | 5/9/2006   |
| INVERTER NON-VOLATILE MEMORY<br>CELL AND ARRAY SYSTEM | 11/084,214 | 3/17/2005 | 20060209598 | 9/21/2006 | 7,257,033 | 8/14/2007  |
| COMPACT NON-VOLATILE MEMORY<br>CELL AND ARRAY SYSTEM  | 11/084,213 | 3/17/2005 | 20060209597 | 9/21/2006 | 7,263,001 | 8/28/2007  |
| MTP NVM ELEMENTS BY-PASSED FOR<br>PROGRAMMING         | 11/335,185 | 1/18/2006 | 20060181927 | 8/17/2006 | 7,289,358 | 10/30/2007 |
| HIGH-VOLTAGE CMOS-COMPATIBLE<br>CAPACITORS            | 11/326,243 | 1/4/2006  | 20060120013 | 6/8/2006  | 7,262,092 | 8/28/2007  |

SVI-59242v1

11