

# PATENT ASSIGNMENT

Electronic Version v1.1

Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
<b>CONVEYING PARTY DATA</b>	
Name	Execution Date
Industrial Technology Research Institute	11/15/2006
<b>RECEIVING PARTY DATA</b>	
Name:	TransPacific IP Ltd.
Street Address:	Room 1402, 14th Fl.
Internal Address:	No. 205, Dunhua N. Road
City:	Taipei City
State/Country:	TAIWAN
Postal Code:	105
<b>PROPERTY NUMBERS Total: 1</b>	
Property Type	Number
Application Number:	12118364
<b>CORRESPONDENCE DATA</b>	
Fax Number:	(512)853-8801
<i>Correspondence will be sent via US Mail when the fax attempt is unsuccessful.</i>	
Phone:	5128538800
Email:	cacker@intprop.com
Correspondent Name:	Meyertons, Hood, Kivlin, Kowert & Goetzel
Address Line 1:	700 Lavaca
Address Line 2:	Suite 800
Address Line 4:	Austin, TEXAS 78701
ATTORNEY DOCKET NUMBER:	6057-93403
NAME OF SUBMITTER:	Dean M. Munyon
Total Attachments: 2 source=entity assignment#page5.tif source=entity assignment#page6.tif	

CH \$40.00 12118364

501042586

**PATENT**  
**REEL: 023661 FRAME: 0389**

# ASSIGNMENT

UTILITY

WHEREAS, I (we), Industrial Technology Research Institute, whose post office address(es) appears below, hereinafter referred to as ASSIGNOR, is (are) the owner(s) of certain new and useful improvements in the U.S. Patent Applications listed on the attached APPENDIX A; and



WHEREAS, TransPacific IP Ltd., whose post office address is Room 1402, 14<sup>th</sup> Fl., No. 205, Dunhua N. Road, Taipei City 105, Taiwan, R.O.C., hereinafter referred to as ASSIGNEE, is desirous of acquiring the entire rights, titles and interests in and to the above-listed patent applications in the United States and throughout the world;

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, I (we), ASSIGNOR, by these presents do sell, assign and transfer unto said ASSIGNEE, the entire right, title, and interest in and to said INVENTIONS and applications throughout the United States of America, including any and all United States Letters Patents granted on any divisions, continuations, continuation-in-parts and reissues of said applications; and the entire rights, titles and interests in and to the said INVENTIONS throughout the world, including the rights to apply for patents and inventor certificates in respect thereof and to claim priority pursuant to rights accorded ASSIGNOR under the terms of the Paris International Convention and all other available international conventions and treaties; and the entire rights, titles and interests in and to any and all patents, patents of addition, utility models, patents of importation, revalidation patents and inventor certificates which may be granted throughout the world in respect of said INVENTIONS

ALSO, ASSIGNOR hereby agrees to execute any documents that legally may be required in connection with the filing, prosecution and maintenance of said applications or any other patent applications or inventor certificates in the United States and in foreign countries for said INVENTIONS, including additional documents that may be required to affirm the rights of ASSIGNEE in and to said INVENTIONS, all without further consideration. ASSIGNOR also agrees, without further consideration and at ASSIGNEE's expense, to identify and communicate to ASSIGNEE at ASSIGNEE's request documents and information concerning the INVENTIONS that are within ASSIGNOR's possession or control, and to provide further assurances and testimony on behalf of ASSIGNEE that lawfully may be required of ASSIGNOR in respect of the prosecution, maintenance and defense of any patent application or patent encompassed within the terms of this instrument. ASSIGNOR's obligations under this instrument shall extend to ASSIGNOR's heirs, executors, administrators and other legal representatives.

ASSIGNOR hereby authorizes and requests the Commissioner of Patents and Trademarks to issue any and all United States Letters Patents referred to above to ASSIGNEE, as the ASSIGNEE of the entire rights, titles and interests in and to the same, for ASSIGNEE's sole use and behoof; and for the use and behoof of ASSIGNEE's legal representatives and successors, to the full end of the term for which such Letters Patents may be granted, as fully and entirely as the same would have been held by ASSIGNOR had this assignment and sale not been made.

ASSIGNOR authorizes Berkeley Law & Technology Group to insert or complete any information in this document needed to effect its recordal in the U.S. Patent and Trademark Office.

<b>Assignor Name:</b> Industrial Technology Research Institute	<b>Address:</b> No. 195, Sec. 4, Chung Hsing Rd., Chung Hsinchu, Taiwan, 310, R.O.C.
<b>Representative:</b> Benjamin Wang <b>Title:</b> Deputy General Director	
<b>Signature:</b> 	<b>Date:</b> Nov. 13, 2006
<b>Assignee Name:</b> TransPacific IP Ltd.	<b>Address:</b> Room 1402, 14 <sup>th</sup> Fl., No. 205, Dunhua N. Road, Taipei City 105, Taiwan, R.O.C.
<b>Representative:</b> Guy L. Proulx <b>Title:</b> Chairman	
<b>Signature:</b> 	<b>Date:</b> 15 Nov 2006

**PATENT**

**REEL: 018724 FRAME: 0334**

**REEL: 019749 FRAME: 0103**

**REEL: 023661 FRAME: 0390**

## **APPENDIX A**

Atty Dkt:

U.S. Patent Application No.	Filing Date	Title
11/180,714	2005/07/14	Substrate-triggered bipolar junction transistor and ESD protection circuit
10/446,049	2003/05/28	On-chip latch-up protection circuit
11/137,173	2005/05/25	Depletion switch for esd protection
11/004,348	2004/12/03	Diode and applications thereof
11/205,378	2005/08/17	Diode strings and electrostatic discharge protection circuits
10/309,225	2002/12/04	Substrate-triggered bipolar junction transistor and ESD protection circuit
10/268,756	2002/10/11	Electrostatic discharge protection device for mixed voltage interface
11/045,300	2005/01/31	Electrostatic discharge protection device and method of manufacturing the same
10/307,969	2002/12/03	Electrostatic discharge protection device and method using depletion switch
10/428,047	2003/05/02	Esd protection circuits for mixed-voltage i/o buffers
10/727,550	2003/12/05	Turn-on-Efficient Bipolar Structures with Deep N-Well for On-Chip ESD Protection
10/726,641	2003/12/04	ESD Protection Design on connector/interface against Charged-device Model ESD Events
10/871,348	2004/06/21	Input Stage for Mixed-Voltage-Tolerant Buffer without Leakage Issue
11/017,053	2004/12/21	Novel poly diode structure for photo diode

RECORDED: 01/03/2007  
RECORDED: 08/20/2007  
RECORDED: 12/16/2009

PATENT  
REEL: 018724 FRAME: 0335  
REEL: 019749 FRAME: 0104  
REEL: 023661 FRAME: 0391