Electronic Version v1.1 Stylesheet Version v1.1

SUBMISSION TYPE: NEW ASSIGNMENT

NATURE OF CONVEYANCE: ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date	
AmberWave Systems Corporation	11/22/2009	

RECEIVING PARTY DATA

Name:	Taiwan Semiconductor Manufacturing Company, Ltd.		
Street Address: No. 8, Li-Hsin Rd. 6			
Internal Address: Science-Based Industrial Park			
City:	Hsin-Chu		
State/Country:	TAIWAN		
Postal Code:	300-77		

PROPERTY NUMBERS Total: 83

Property Type	Number
Patent Number:	6680496
Patent Number:	7217603
Patent Number:	6982474
Patent Number:	7138310
Patent Number:	7566606
Patent Number:	7439164
Patent Number:	7122449
Patent Number:	6946371
Patent Number:	7615829
Patent Number:	7138649
Patent Number:	7109516
Patent Number:	7074623
Patent Number:	7420201
Patent Number:	7414259

PATENT "
REEL: 023848 FRAME: 0183

20 00 6680

501076509

Patent Number:	7259388
Patent Number:	6995430
Patent Number:	7297612
Patent Number:	7588994
Patent Number:	7335545
Patent Number:	7307273
Patent Number:	7410861
Patent Number:	7408214
Patent Number:	6891209
Patent Number:	6838728
Patent Number:	6974735
Patent Number:	7465619
Patent Number:	6831292
Patent Number:	6933518
Patent Number:	7259108
Patent Number:	7060632
Patent Number:	7041170
Patent Number:	6518644
Patent Number:	6864115
Patent Number:	6503773
Patent Number:	6703144
Patent Number:	6602613
Patent Number:	6750130
Patent Number:	6969875
Patent Number:	6555839
Patent Number:	6593191
Patent Number:	6645829
Patent Number:	6677655
Patent Number:	6680495
Patent Number:	7217668
Patent Number:	6846715
Patent Number:	6583015
Patent Number:	6649480
Patent Number:	6881632
Patent Number:	6594293
	PATENT

Patent Number:	6589335
Patent Number:	6724008
Patent Number:	6677192
Patent Number:	6703688
Patent Number:	7501351
Patent Number:	7256142
Patent Number:	6723661
Patent Number:	6646322
Patent Number:	6900103
Patent Number:	6593641
Patent Number:	6830976
Patent Number:	6849508
Patent Number:	7172935
Patent Number:	6900094
Patent Number:	7049627
Patent Number:	7368308
Patent Number:	7375385
Patent Number:	6991972
Patent Number:	7074655
Patent Number:	7326599
Patent Number:	7494881
Patent Number:	7071014
Patent Number:	7208332
Patent Number:	7416909
Patent Number:	7202121
Patent Number:	7541208
Patent Number:	7594967
Patent Number:	7332417
Patent Number:	6960781
Patent Number:	7504704
Patent Number:	7393733
Patent Number:	7432139
Patent Number:	7626246
Patent Number:	7638842

CORRESPONDENCE DATA

Fax Number: (972)732-9218

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 972-732-1001

Email: swider@slater-matsil.com
Correspondent Name: Slater & Matsil, L.L.P.

Address Line 1: 17950 Preston Road, Suite 1000

Address Line 4: Dallas, TEXAS 75252

NAME OF SUBMITTER:

Natalie Swider

Total Attachments: 16

source=TSMC-AmberWave Assignment Doc#page1.tif source=TSMC-AmberWave Assignment Doc#page2.tif source=TSMC-AmberWave Assignment Doc#page3.tif source=TSMC-AmberWave Assignment Doc#page4.tif source=TSMC-AmberWave Assignment Doc#page5.tif source=TSMC-AmberWave Assignment Doc#page6.tif source=TSMC-AmberWave Assignment Doc#page7.tif source=TSMC-AmberWave Assignment Doc#page8.tif source=TSMC-AmberWave Assignment Doc#page8.tif source=TSMC-AmberWave Assignment Doc#page10.tif source=TSMC-AmberWave Assignment Doc#page11.tif source=TSMC-AmberWave Assignment Doc#page12.tif source=TSMC-AmberWave Assignment Doc#page13.tif source=TSMC-AmberWave Assignment Doc#page13.tif source=TSMC-AmberWave Assignment Doc#page14.tif

source=TSMC-AmberWave Assignment Doc#page15.tif source=TSMC-AmberWave Assignment Doc#page16.tif

EXHIBIT B

PATENT ASSIGNMENT

THIS ASSIGNMENT (the "Assignment"), effective as of November 22, 2009 is made by and between by and between Taiwan Semiconductor Manufacturing Company, Ltd., a Taiwan, Republic of China corporation ("Assignee"), and AmberWave Systems Corporation, a Delaware corporation (the "Assignor"). Assignee and Assignor are referred to herein as the "Parties" and each individually as a "Party."

WITNESSETH:

WHEREAS, the Parties entered into that certain Asset Purchase Agreement, dated as of November 22, 2009, by and among, Assignor and Assignee (the "Purchase Agreement");

WHEREAS, pursuant to the Purchase Agreement, Assignor agreed to transfer to Assignee all of the right, title and interest of Assignor in and to certain assets, properties, rights and interests, including without limitation, certain Patent Rights (as defined in the Purchase Agreement);

WHEREAS, Assignee is desirous of acquiring (and Assignor is desirous of assigning to Assignee) the entire right, title and interest in and to the Patent Rights and the inventions disclosed and/or claimed in the Patent Rights, and in and to any and all Letters Patents worldwide which may be obtained therefor;

NOW, THEREFORE, for and in consideration of the sum of one dollar (\$1.00) and other good and valuable consideration, the receipt of which is hereby acknowledged:

- 1. Assignor does hereby sell, assign, transfer, and convey to Assignee free and clear of all liens or other encumbrances[, except for those Encumbrances (as such term is defined in the Purchase Agreement) listed in Exhibit D to the Purchase Agreement], and to the maximum extent provided under law, all of Assignor's entire worldwide right, title and interest in, to, and under the Patent Rights, the same to be held and enjoyed by Assignee for its own use and enjoyment and the use and enjoyment of its successors, assigns or other legal representatives, as fully and entirely as the same would have been held and enjoyed by Assignor if this assignment and sale had not been made, as assignee of its entire right, title and interest therein and in and to all income, royalties, damages and payments now or hereafter due or payable with respect thereto in and to all causes of action (either in law or in equity) and the right to sue, counterclaim, and recover for past, present and future infringement of the rights assigned or to be assigned under this Assignment.
- 2. Assignor hereby covenants and agrees that Assignor will not execute any writing or do any act whatsoever conflicting with this Assignment, and that Assignor will, at any time upon request, without further or additional consideration but at the expense of Assignee, execute such additional assignments and other writings and do such additional acts as Assignee

may deem necessary or desirable to perfect Assignee's enjoyment of this grant, and render all necessary or desirable assistance in making application for and obtaining original, divisional, continuations, continuation-in-part, reexamined, reissued, or extended letters patent or of any and all foreign countries on said inventions, and in enforcing any rights or causes of action accruing as a result of such applications or patents, by giving testimony in any proceedings or transactions involving such applications or patents, and/or by executing preliminary statements and other affidavits.

- 3. The Parties authorize and request that the Commissioner of Patents and Trademarks of the United States, and the corresponding entities or agencies in any applicable foreign countries, record Assignee as the owner of record for the Patent Rights and issue the patent for the pending Patent Rights to the Assignee upon issuance.
- 4. All disputes, claims or controversies arising out of this Assignment, or the negotiation, validity or performance of this Assignment, or the transactions contemplated hereby shall be governed by and construed in accordance with the laws of the State of Delaware without regard to its rules of conflict of laws.
- 5. This Assignment shall be binding upon and inure to the benefit of the Parties and their respective successors and assigns.
- 6. If any provision of this Assignment or the application of any such provision to any person or circumstance shall be held invalid, illegal or unenforceable in any respect by a court of competent jurisdiction, such invalidity, illegality or unenforceability shall not affect any other provision hereof.
- This Assignment may be executed in two (2) counterparts, each of which when so executed
 and delivered shall be deemed an original, and such counterparts together shall constitute
 one and the same instrument.

IN WITNESS WHEREOF, Assignor and Assignee have caused this Assignment to be duly executed in duplicate originals by their duly authorized representative as of the day and year first above written.

[Remainder of Page Intentionally Left Blank]

AMBERWAVE SYSTEMS CORPORATION (as Assignor) By: Name: Richard Faubert Title: CEO and Chairman	TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (as Assignee) By: Name: Richard Thurston Title: Vice President and General Counsel
Sworn to and subscribed before me this 23 day of November, 2009.	Sworn to and subscribed before me this day of November, 2009.
Notary Public My Commission Expires: May 28,201	Notary Public My Commission Expires:



PATENT

REEL: 023848 FRAME: 0189

Exhibit A

Patent Rights


Technolo	ogy Docke #	t Docket Suffix	Patent #	App. #	Title	Country	Grant back
Strain	001	***************************************	6680496	10-191006	Back-biasing to populate strained layer quantum wells	US I	Vo
Strain	.002	D1	7217603	11-073976	Methods of forming reacted conductive gate electrodes	us i	No.
Strain	002		6982474	10-179079	Reacted conductive gate electrodes	US 1	Νo
Strain	008	C1		10-944618	Reacted conductive gate electrodes	US 1	ЙO
Strain	.003		7138310	10-456926	Semiconductor devices having strained dual channel layers	US 1	No
Strain	003	D1	7566606	11-544245	Semiconductor devices having strained dual channel layers	US 1	Vó.
Strain	004	CŽ	7439164	11-489787	Methods of fabricating semiconductor structures having epitaxially grown source and drain elements		No
Strain	004	C1	7122449	11-103681	Methods of fabricating semiconductor structures having epitaxially grown source and drain elements	US A	√o
Strain	004		6946371	10-458544	Methods of fabricating semiconductor structures having epitaxially grown source and drain elements	US N	10
Strain	005		7615829	10-164988	Elevated source and drain elements for strained channel heterojuntion field-effect transistors		lo.
Strain	906		7138649	10-164665	Dual-channel CMOS transistors with differentially strained channels	ÚS N	io
Strain	006	C1		11-498521	Methods for forming semiconductor structures with differential surface	US A	pplies
train	800	ra		11-073780.	METHODS OF FORMING STRAINED-SEMICONDU CTOR-ON-INSULATOR DEVICE STRUCTURES	US N	lo
Strain	0088	D1	7109516	11-211933	Strained-semiconductor-o n-insulator finFET device structures	US N	0

Exhibit A Page 1 of 13



Technolo	ogy Docke #	t Docket Suffix	Patent #	App. #	Title	Country	Grant back
Strain	008B		7074623	10-456708	Methods of forming strained-semiconductor-o n-insulator finFET device structures	US	No
Strain	0080	C1	7420201	11-125507	Strained-semiconductor-o n-insulator device structures with elevated source/drain regions	us	Applies
Strain	008C	C3	7414259	11-126550	Strained germanium-on-insulator device structures	US	Applies
Strain	008C	C2	7259388	11-120675	Strained-semiconductor-o n-insulator device structures	US	Applies
Strain	0800		6995430	10-456103	Strained-semiconductor-o n-insulator device structures	us	Applies
Strain	008C)	D1G1		11-943188	METHODS FOR FORMING III-V SEMICONDUCTOR DEVICE STRUCTURES	US	Applies
Strain	08C	D1	7297612	11-127508	Methods for forming strained-semiconductor-o n-insulator device structures by use of cleave planes	US	Applies
Strain	008C	D2	7588994	11-128628	Methods for forming strained-semiconductor-o n-insulator device structures by mechanically inducing strain		Applies
Strain	008CC	PCPB	7335546	11-227529	Control of strain in device layers by prevention of relaxation	US	Ño
Strain	008CCI	PCPA	7307273	11-227472	Control of strain in device layers by selective relaxation	US	No
Strain.	013	C2	7410861	10-966959		US	No
Strain	013	G1	7408214	10-947909	Dynamic random access memory trench capacitors	US	No
Strain	013		6891209	10-218007	Dynamic random access memory trench capacitors	US	No
Brain	013	C3		12-167828	METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY TRENCH CAPACITORS	US .	No
Strain	014		6838728	10-216091		US .	Applies

Exhibit A Page 2 of 13



Technolog	gy Docke #	Docket Suffix	Patent #	App. #	Title	Country	Grant back
Strain	014	RX		95-000174	BURIED-CHANNEL DEVICES AND SUBSTRATES FOR FABRICATION OF	US	Applies
				•	SEMICONDUCTOR-BAS ED DEVICES		
Strain	015		6974735	10-216085	Dual layer Semiconductor Devices	US.	No
Strain	015	C1	7465619	11-130575	Methods of fabricating dual layer semiconductor	US:	No
Strain	015	JP		2003-3519990	devices Dual layer Semiconductor Devices	JP	No
Strain	.017		6831292	10-251424	Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same	US :	Applies
Strain	017	C1		10-972578	Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same	US ,	Applies
Strain	017	CD1		11-847721		US /	Applies
Strain	017	JP D1		2009-15096	Semiconductor structures employing strained material layers with defined impurity gradients and methods for	JP /	Applies
Strain	017	CDC1		11-848642	fabricating same SEMICONDUCTOR STRUCTURES EMPLOYING STRAINED MATERIAL LAYERS WITH DEFINED IMPURITY GRADIENTS AND METHODS FOR FABRICATING SAME	US /	Applies
Strain	810		6933518	10-253361		US A	Applies
Strain	018	C 1		11-032413		US A	Applies
Strain	019	C1	7259108	11-362892		US A	pplies
Exhibit A Page 3 of 13	\$		\mathcal{C}	rm, 20	L. L		

Technolo	ogy Docke #	t Docket Suffix	Patent #	App. #	Title	Country	Grant back
	***************************************				strained layers on		
Chumin	0.40		7000000		semiconductor substrates		
Strain	910		7060632	10-389003	Methods for fabricating	US	Applies
					strained layers on		
Strain	028	CP1	7041170	10 202226	semiconductor substrates		
Datain	QEU	QI I	1041170	10-392338	METHOD OF	US	Applies
					PRODUCING HIGH QUALITY RELAXED		
					SILICON GERMANIUM		
					LAYERS		
Strain	028	CP1C1		11-371442	Method of producing high	He	Applina
				1.0.0.	quality relaxed silicon	OO	Applies
					germanium layers		
Strain	028	CPEP		4757731.7	Methods for fabricating	EP	Anntina
	0 (11.0)	· · ·		4101100	strained layers on	cr .	Applies
					semiconductor substrates		
Strain	029		6518644	09-761508	LOW	US	No
					THREADING-DISLOCATI	00	140
					ON DENSITY RELAXED		
					MISMATCHED EPI		
					LAYERS WITHOUT HIGH		
					TEMPERATURE		
					GROWTH		
Strain	029	RX		95-000158	LÓW	US I	No
					THREADING-DISLOCATI		
					ON DENSITY RELAXED		
					MISMATCHED EPI		
					LAYERS WITHOUT HIGH		
					TEMPERATURE		
Charles .	000	ma.	Acares -		GROWTH		
Strain	030	C1	6864115	10-268025	Low threading dislocation	US /	Applies -
					density relaxed		
					mismatched epilayers		
					without high temperature		
Strain	030		6503773	09-761497	growth	CRN	6 t*
	000		0000110	09-701497	Low threading dislocation density relaxed	us i	Applies
					mismatched epilayers		
					without high temperature		
					growth		
Strain	030	CIRX		95-000177	and the second s	US A	Fantina
				00 000 () /	DISLOCATION DENSITY	UQ F	Applies
					RELAXED MISMATCHED		
					EPILAYERS WITHOUT		
					HIGH TEMPERATURE		
					GROWTH		
Strain	030	ЯX		95-000149	LOW THREADING	US. A	\pplies
					DISLOCATION DENSITY		
					RELAXED MISMATCHED		
					EPILAYERS WITHOUT		
					HIGH TEMPERATURE		
74	no.	A .	00000000		GROWTH		
Strain	031	.01	6703144	10-391086		US A	pplies
				and the same of th	materials using deposition		
ixhíbit A	_			70mi - (5 D		
Page 4 of 1	3			NAN I DOM			

Technolog	gy Docke #	Docket Suffix	Patent #	App. #	Title	Country	Grant back
					and bonding		***************************************
Strain	031		6602613	09-764182	Heterointegration of materials using deposition and bonding	ÜS .	Applies
Strain	031	C1RX	6703144	95-000170	HETEROINTEGRATION OF MATERIALS USING DEPOSITION AND BONDING	US .	Applies
Strain	032		6750130	09-764177	Heterointegration of materials using deposition and bonding	US /	Applies
Strain	032	AX	6750130	95-000180	HETEROINTEGRATION OF MATERIALS USING DEPOSITION AND BONDING	US .	Applies
Strain	034		6969875	09-859139	Buried channel strained silicon FET using a supply layer created through ion implantation		No
Strain	035		6555839	09-859138	Buried channel strained silicon FET using a supply layer created through ion implantation		No.
Strain	036		6593191	09-859137	Buried channel strained silicon FET using a supply layer created through ion implantation		No
Strain	037	DE	60124766	1956069,7	Silicon water with embedded optoelectronic material for monolithic	DE A	Applies
Strain	037	EP	1350290	1956069.7	Silicon water with embedded optoelectronic material for monolithic OEIC	€P ≠	Applies
Strain	037	FR	1350290	1956069.7	id. T	FR A	Applies
Strain	037	GP	1350290	1956069.7		GP A	Applies
Strain	037	ĬŤ.	1350290	1956069.7		A TI	applies
Strain	037	JP		2002-518590	access to the contract of the	A 95	spplies
Strain	038		6645829	09-920520	And the second s	US A	pplies:
xhibit A age 5 of 13	3		G	um N	Ź)		

Technolog	y Docket #	Docket Suffix	Patent #	App. #	Title	Country	Grant back
Strain	039		6677655	09-920075	Silicon wafer with embedded optoelectronic material for monolithic OEIC	US	Applies
Strain	040		6680495	09-920519	Silicon water with embedded optoelectronic material for monolithic OEIC	US	Applies.
Strain-	042	C2	7217668	11-013838	Gate technology for strained surface channel and strained buried channel MOSFET devices		Applies
Strain	042	<u>C1</u>	6846715	10-421154	Gate technology for strained surface channel and strained buried channel MOSFET devices	US	Applies
Strain	042		6583015	09-923207	Gate technology for strained surface channel and strained buried channel MOSFET devices	US	Applies
Strain	042	CIRX	6846715	95-000150	Gate technology for strained surface channel and strained buried channel MOSFET devices	US	Applies
Strain	044		6649480	09-884172	Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs		No
Strain	044	RX	6649480	95-000194		US I	No
Strain	044	C1	6881632	10-611739		ŲS I	No
Strain	044	CS.		10-953260		us i	Vο
Strain	044	O4		12-573,589		US 1	40
Strain	045		6594293	09-779917	Relaxed InxGa1-xAs	US /	Applies
Strain	046		6589335	09-779915	layers integrated with Si Relaxed InxGa1-xAs layers integrated with Si	US /	Applies

Exhibit A Page 6 of 13



recuroo	gy Docket #	Suffix	Patent #	App.#	Title	Country	Grant back
Strain	047		6724008	09-906551	Relaxed silicon germanium platform for high speed CMOS electronics and high	US	Applies
Strain	048		6677192	09-906545	speed analog circuits Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and		Applies
Strain	049		6703688	09-906200	high speed analog circuits Relaxed silicon germanium platform for high speed CMOS electronics and high		Applies
Strain	049	C1	7501351	10-774890	speed analog circuits Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits	US .	Applies
Strain	049	C2	7256142	10-967998	Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits	US .	Applies
Strain	049	RX		90-008159	Relaxed silicon germanium platform for high speed CMOS electronics and high	US .	Applies
Strain	050		6723661	09-906201	germanium platform for high speed CMOS electronics and high	US .	Applies
Strain	051		6646322	09-906438	germanium platform for high speed CMOS electronics and high	us ,	Applies
Strain	052		6900103	09-906533	speed analog circuits Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits	US /	Applies
Strain	053		6593641	09-906560		US /	Applies
Strain	054		6830976	09-906534		US A	Applies

PATENT

REEL: 023848 FRAME: 0196

-	#	et Docket Suffix	Palent#	App. #	Title	Country	Grant bact
Strain	054	C2		11-412262	Methods of fabricating contact regions for FET incorporating SiGe	US	Applies
Strain	054	C1		10-854556	Methods of fabricating contact regions for FET	US	Applies
Strain	055		6849508	10-165014	incorporating SiGe Method of forming multipl gate insulators on a strained semiconductor heterostructure	eUS	No
Strain	055	C1	7172935	11-015266	Method of forming multipl gate insulators on a strained semiconductor heterostructure	eUS	No
Strain	057		6900094	10-172542	Method of selective removal of SiGe alloys	US:	Applies
Strain	057	ВX		95-000175	Method of selective removal of SiGe alloys	US	Applies
Strain	058A		7049627	10-647074	Semiconductor heterostructures and related methods	us	Applies
Strain	058A	C1	7368308	11-227770	Methods of fabricating semiconductor heterostructures	US	Applies
Strain	0588		7375385	10-646353	Semiconductor heterostructures having reduced dislocation	US.	Applies
Strain	058B	C1		11-941629	pile-ups SEMICONDUCTOR HETEROSTRUCTURES HAVING REDUCED DISLOCATION PILE-UPS AND RELATED METHODS		Applies
Strain	058	ЕР		3759202.9	SEMICONDUCTOR HETEROSTRUCTURES HAVING REDUCED DISLOCATION PILE-UPS AND RELATED METHODS		Applies
Strain	058	91,		2004-529920	SEMICONDUCTOR HETEROSTRUCTURES HAVING REDUCED DISLOCATION PILE-UPS AND RELATED METHODS		Applies
Strain	060		6991972	10-691007	Gate material for semiconductor device fabrication	US M	40
Strain	060	C1	7074655	11-237175	Gate material for semiconductor device fabrication	US 1	10
train	060	C1RX		90-008153	Gate material for semiconductor device	US N	lo:
xhibit A age 8 of 1	3		a	7/100 20	P		

rechnology	/ Docket #	Docket Sulfix	Patent #	App. #	Title	Country	Grant back
		***************************************	****************	***************************************	fabrication	~~~	
Strain	.060	CS	7326599	11-436281	Gate material for	US	No
					semiconductor device		
Otroin	nee	mm		0000040	fabrication		
Strain 060	UQU	EP		3809619,4	Gate material for	EP	No
					semiconductor device fabrication		
Strain	060	JP		2004-547063	Gate material for	JP.	No
	74.474	•		2001 017,000	semiconductor device	O.S.	110
					fabrication		
Strain	061	D1	7494881	11-945130	Methods for Selective	ŲS	Applies
					Placement of Dislocation	~ ~	· delange
					Arrays		
Strain	063		7071014	10-696994	Methods for preserving	US	No
					strained semiconductor		
					substrate layers during		
					CMOS processing		
Strain	063	D1	7208332	11-132856	Methods for preserving	US	No
					strained semiconductor		
					substrate layers during		
**************************************	000	na na	7440000		CMOS processing		
Strain	063	D1C1	7416909	11-702825	Methods for preserving	US	No
					strained semiconductor		
					substrate layers during		
Strain 063	063	DS	7202121	11-371687	CMOS processing	Lic	A.1
NI CACO	000	UC	(EUETE)	11-911801	Methods for preserving strained semiconductor	US	No
					substrate layers during		
					CMOS processing		
Strain	063	D2C1	7541208	11-704464	Methods for preserving	US	No
		777	707,200	11 (Oxigon	strained semiconductor	UNS	140
					substrate layers during		
					CMOS processing		
Strain	063	JP		2004-571905	Methods for preserving	JP.	No
					strained semiconductor		
					substrate layers during		
					CMOS processing		
Strain	065		7594967	10-268425	Reduction of dislocation	US	Applies
					pile-up formation during		
					relaxed		
					lattice-mismatched		
Name Inc.	000		7000447		epitaxy		
Strain	066		7332417	10-765372	Semiconductor structures	US .	Applies
					with structural		
atrain	066	EP		47056994	homogeneity SEMICONDUCTOR	CB	Aiar .
233 623.03	COC	1)		47000994	STRUCTURES WITH	EP .	Applies
					STRUCTURAL		
					HOMOGENEITY		
Strain	066	JP		2006-503082	SEMICONDUCTOR	JP ,	Applies
					STRUCTURES WITH	· ,	(opiiCo
					STRUCTURAL		
					HOMOGENEITY		
			· je	3 2	purities - 12.		
			/	inmo 🚿 🕻			
xhibit A age 9 of 13			§ A	WIIN 328			

Technolo	gy Docke	t Docket Suffix	Patent #	App. #	Title	Count	ry Grant back
Strain	071		6960781	10-794010	Shallow trench isolation	US	No
Strain	071	C1	7504704	11-130584	process Shallow trench isolation	US	No
Strain	071	GN	ZL200480010 1670	2004-80101670		CN	No
Strain	071	EP		4718094.8	process Shallow trench isolation process	EP	No
Strain	071	HK		6111860.8	Shallow trench isolation process	НК	No
Strain	071	JP		2006-509191	Shallow trench isolation process	ĴÞ	No
Strain	071	KR	728173	1020057016595		KR	No
Strain	085B		7393733	11-001166	Methods of forming hybric fin field-effect transistor	US	No
Strain	0858	C1		12-125308	structures HYBRID FIN FIELD-EFFECT TRANSISTOR STRUCTURES AND	US	No
Strain	A880		7432139	11-170250	RELATED METHODS Methods for forming dielectrics and metal	ับร	No
Strain	098			11-861931	electrodes TRI-GATE FIELD-EFFECT TRANSISTORS FORMED BY ASPECT RATIO	US	No.
Strain	102			11-952514	TRAPPING inducement of Strain in a	US	No
ART	ASC-36 01			12-476460	Semiconductor Layer Improved Epitaxial Growth	US	Applies
ART	ASC-30 02			12-495161	of Crystalline Material Reduction of Edge Effects from Aspect Ratio	US	Applies
ART	ASC-30 03			12-503597	Trapping Polishing of Small Composite Semiconductor Materials	US	Applies
ART	ASC-30 04			12-562206	Improved Fabrication and Structures of Crystalline Materials	US	Applies
ART	ASC-30 05			12-565863	Improved Semiconductor Sensor Structures with Reduced Dislocation Defect Densities and Related Methods for the	US	Applies
ART	ASC-30 F 06	°C		PCT/US09/57493	Same FORMATION OF DEVICES BY EPITAXIAL LAYER OVERGROWTH	PCT	Applies

Exhibit A Page 10 of 13



	#	t Docket Suffix	Patent #	App.#	Title	Country	Grant back
ART	AMD-1 7	990 1		61-166184	DEVICES FORMED FROM A NON-POLAR PLANE OF A	US ,	Applies
				2	CRYSTALLING MATERIAL AND METHOD OF MAKING THE SAME		
ART	AMD-10 8	0PR		61-143589	DIODE-BASED DEVICES AND METHODS FOR	US ,	Applies
ART	AMD-10 9	OPR		61-143602	MAKING THE SAME Semiconductor Diodes Fabricated by Aspect Ratio Trapping with Coalesced Films	us /	Applies
ART	086A	CP1		12-180254	Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication		Applies
ART	0869			11-436062	Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication		pplies
NRT	086	EP		6770525.1	Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication		pplies
ART	086	JP		2008-512484		ib. A	pplies
ART	086	KR		10-2007-7029364	and the second second	KB A	pplies
RT	086	CN		200680023212.5		CŇ A	pplies.
RT	090			11-493365		US A	oplies .
shibit A age 11 of 1	7		,	ARM DE	50		

	#	t Docket Suffix	Patent #	App.#	Title	Country	y Grant bac
ART	090	EP		6800414.2	Solutions for integrated circuit integration of alternative active area	EP	Applies
ART	0918			11-220482	materials Lattice-mismatched semiconductor structures on insulators	US	Applies
ART	094			11-728032	Lattice-mismatched semiconductor structures and related methods for device labrication	US	Applies
ART	099			11-862850	QUANTUM TUNNELING DEVICES AND CIRCUITS WITH LATTICE-MISMATCHED SEMICONDUCTOR STRUCTURES	US S	Applies
ART	101			11-875381	Light-Emitter-Based Devices with Lattice-Mismatched Semiconductor Structures		Applies
ART	104			11-852078	Defect Reduction Using Aspect Batio Trapping		Applies
ART	104	EP		7837902.1	Defect Reduction Using Aspect Ratio Trapping	EP	Applies
ART	105			12-031338	NITRIDE-BASED MULTI-JUNCTION SOLAR CELL MODULES AND METHODS FOR	US .	Applies
\RT	106			12-100131	MAKING THE SAME PHOTOVOLTAICS ON SILICON	us ,	Applies
ART	107			12-139010	IN-P-BASED TRANSISTOR FABRICATION	US ,	Applies
ART	110			12-147027	MULTI-JUNCTION SOLAR CELLS	us ,	Applies
ART	090	Jb.		2008-524,156	Solutions for integrated circuit integration of alternative active area materials	JP∵ /	Applies
IRT	090	KR		10-2008-7004519	and the second	KR /	Applies
IRT	104	HK		T.B.D.	Fig. 1 4 Fig. 1	HK A	Applies
itrain	028	CPEP		1604391(A1)	Method of producing high quality relaxed silicon germanium layers	EP: /	Applies
train	028	CPJP		-2006523380(T)	Method of producing high quality relaxed silicon germanium layers	JP A	Applies

Technology	#	Docket Suffix	Patent #	App.#	Title	Country	Grant back
	090	CN		101268547(A)	Solutions for integrated circuit integration of alternative active area	CN	Applies
ART	110	PCT		US08/68377	materials MULTI-JUNCTION	PCT	Applies
		EP.		02761307.4	SOLAR CELLS Dual layer Semiconductor Devices		No
All foreign	counter	parts of the	e above listed a incli	applications and/ouded in the Pater	or patents, whether explicity	Jiated Ti	ere or not, are

Exhibit A Page 13 of 13

RECORDED: 01/26/2010

