

PATENT ASSIGNMENT

Electronic Version v1.1
 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
HG Investment Managers Limited	12/26/2006
RECEIVING PARTY DATA	
Name:	Patentica IP LTD
Street Address:	111 Piccadilly, Suite 315
City:	Manchester
State/Country:	UNITED KINGDOM
Postal Code:	M1 2HX
PROPERTY NUMBERS Total: 1	
Property Type	Number
Application Number:	10730055
CORRESPONDENCE DATA	
Fax Number:	(206)292-0460
<i>Correspondence will be sent via US Mail when the fax attempt is unsuccessful.</i>	
Phone:	206-622-1711
Email:	patent@schwabe.com
Correspondent Name:	Schwabe, Williamson & Wyatt, P.C.
Address Line 1:	1420 5th Avenue, Suite 3499
Address Line 4:	Seattle, WASHINGTON 98101
ATTORNEY DOCKET NUMBER:	119088-160891
NAME OF SUBMITTER:	Yvette L. Chriscaden
Total Attachments: 15 source=TopBox_145181_Assignment_HGtoPatentica#page1.tif source=TopBox_145181_Assignment_HGtoPatentica#page2.tif source=TopBox_145181_Assignment_HGtoPatentica#page3.tif source=TopBox_145181_Assignment_HGtoPatentica#page4.tif source=TopBox_145181_Assignment_HGtoPatentica#page5.tif	

CH \$40.00 10730055

501306425

PATENT
REEL: 025068 FRAME: 0611

source=TopBox_145181_Assignment_HGtoPatentica#page6.tif
source=TopBox_145181_Assignment_HGtoPatentica#page7.tif
source=TopBox_145181_Assignment_HGtoPatentica#page8.tif
source=TopBox_145181_Assignment_HGtoPatentica#page9.tif
source=TopBox_145181_Assignment_HGtoPatentica#page10.tif
source=TopBox_145181_Assignment_HGtoPatentica#page11.tif
source=TopBox_145181_Assignment_HGtoPatentica#page12.tif
source=TopBox_145181_Assignment_HGtoPatentica#page13.tif
source=TopBox_145181_Assignment_HGtoPatentica#page14.tif
source=TopBox_145181_Assignment_HGtoPatentica#page15.tif

ASSIGNMENT

DATED *26 December 2006*
BETWEEN

- (1) HG INVESTMENT MANAGERS LIMITED, a Company organized and existing under the laws of *the United Kingdom, of Minerva House, Third Floor, 3-5 Montague Close, London SE1 9BB, UK* (the "Assignor");
- (2) PATENTICA IP LTD, a Company organized and existing under the laws of *the United Kingdom, of 111 Piccadilly, Suite 315, Manchester, M1 2HX, UK* (the "Assignee")

WHEREAS

- (1) The Assignor is the Registered Proprietor and beneficial owner of a series of Patent, Utility Model, Design and Trade Mark Applications, Patents and Trade Mark registrations listed hereinafter as set out in the accompanying Schedule of Intellectual Property (the "IP");
- (2) The Assignor has agreed to ASSIGN to the Assignee for the consideration and upon the terms hereinafter mentioned all its right, title and interest in the said Intellectual Property ("IP").

NOW THIS DEED WITNESSETH as follows:

IN PURSUANCE of this Agreement and in consideration of the sum of £1 (One Pound) now paid by the Assignee to the Assignor (the receipt whereof the Assignor hereby acknowledges):

- (1) The Assignor hereby ASSIGNS to the Assignee all its right title and interest in the said IP and all the rights powers and liberties and immunities conferred on the proprietor by the grant thereof including the right to sue for damages and other remedies in respect of any infringements of such rights or other acts within the scope of claims of any published specification of the IP or accompanying any applications therefore prior to the date hereof TO HOLD the same unto Assignee absolutely. No warranties are given or intended by the Assignor in respect of the IP.
- (2) The Assignor hereby agrees that he will at the expense of the Assignee execute and sign all such documents or do any such acts as may be reasonable necessary to record the transfer of ownership of the IP hereunder.
- (3) This Assignment shall be governed and construed in accordance with the law of Guernsey.


IN WITNESS WHEREOF the parties have executed this Assignment the day and year first mentioned.

EXECUTED for an on behalf of the)
Assignor)



By: *N.C.J. HUMPHRIES*
Position *DIRECTOR*

EXECUTED for an on behalf of the)
Assignee in accordance with its)
Constitutions)


By: *NILOVA MARIA*
Position *DIRECTOR*

Schedule of Intellectual Property

Our Ref.	Application Number	Title	Abstract	Filing Date (Priority date)	Status	Applicant and Inventor(s)
1	UK 9633215.2	Solid State Memory Test System with Defect Compression	Abstract A high speed data transfer system by compressing test results while providing for subsequent regeneration. The system comprises: a) address receiving means for receiving addresses corresponding to the locations of said defective memory cells; b) a compression means coupled to the address receiving means; whereby after receipt of the addresses the compression means creates a representation of the received data; the representation being a compressed form of the original data allowing the lossless reconstruction of the original data or a restoration of the original data with losses in the form of additional defects which may be detected during the restoration process.	07.11.96	Priority claimed	Process Insight Ltd. A. DEAS
100	PC7GB87 WO99/20487 Publ 14.05.98			07.11.97 (07.11.96)	National Entries	Process Insight Ltd Inv.: A. Deas
102	US 09/191333 US PATENT 6 289 455	System and Method For Processing Information About Locations of Defective Memory Cells and Memory Test Apparatus		Net. Entry 07.07.98 (07.11.96)	GRANTED 31.07.2001 4th year paid Renewal by 21 Jul 2008	ACUD CORP. Ltd. Inv.: A. Deas
103	Canada CA2,276,817	Solid State Memory Test System with Defect Compression		Net. Entry 05.05.99 (07.11.96)	Exam requested 07.11.2002	Process Insight Inv.: A. Deas
104	Japan 10-521136 (translated)			Net. Entry 07.05.99 (07.11.96)	Exam requested 07.11.2004	Process Insight Inv.: A. Deas
101	EP 1012849 Publ 28.08.00 9791326 3 (UK, DE) DE09713913			Net. Entry 07.06.99 (07.11.96)	GRANTED IN FORCE Renewal by 30.11.06	ACUD CORP. (Guernsey) Ltd Inv.: A. Deas
3	US 9714130.3	In situ Memory Characterisation Tool	A characterisation means coupled between a computer system under test and a memory that configures the device under test. By generating trigger signals for use by a measurement system, e.g. a logic analyser or an ATE, events around the data strobe line of the computer system can be characterised. For example, the address access time or output enable access time can be measured. In a preferred embodiment a read access control signal is detected by the characterisation means, and the data output of the device under test is compared with the data output of a reference memory after a variable delayed period of time, whereupon a trigger signal is generated when the data does not match.	05.07.97	Priority claimed	Applicant: Dr. Alex DEAS
301	PC7GB8691981 WO98/01871 Publ. 06.07.1998	Memory Characterisation Means and Method		06.07.96 (05.07.97)	Nat. Entries	The Acumen Trust Inv.: Dr. DEAS
302	US 09/477726			05.01.00 (05.07.97)	ABANDONED	Process Intelligence Ltd (Assignment registered 13.03.2000)
4	UK 9718812.4	Memory Test Equipment with Optimisation Function	Automatic test equipment for memory devices with means to optimise features of the test according to the test results generated by the equipment at an individual defect level. The memory test system comprises: - a means for executing each test in a sequence of test patterns; - a means for obtaining fault bit maps for each test; - a means for accumulating the bit map fault data during the test; - a means for correlating each bit map using analysis hardware or software to determine the performance data and - a means for automatically modifying the test sequence in response to the performance data to maximise the performance of the test.	09.09.97	Priority claimed	Inv. Deas Process Int. Ltd Inv.: Dr. Alex. DEAS
400	PC7RUB6W0281 WO 99/08116 Publ. 18.02.1999			10.09.98 (09.08.97)	Nat. Entries	App. Inv.: MAUSTAFINA Inv. A. DEAS
401	EP 98950630.0 (amended) Publ. EP (GB) 1040358 DE199882250719	Test Sequence Optimisation Means and Method		Net. Entry 09.03.00 (10.09.97)	Granted 10 August 2005 8th year renewal WAS NOT PAID	ACUD CORP. (Guernsey) Limited Inv.: DEAS MAUSTAFINA

Schedule of Intellectual Property

402	US 09/368,858 (amended)				09.08.99	Abandoned	Process Intel Ltd Inv.: DEAS MUSTAFA NA
404	EP 2000-506533 (translated, amended)				19.08.97 03.02.00	Abandoned	Process Intel Ltd Inv.: DEAS MUSTAFA NA
5.	GB 97/24526.4	Memory Redundancy Allocation System and Method of Redundancy Allocation			21.11.97	Priority claimed	Process Intel Ltd
500	PCT/RU98/00392 WO 99/27421 pub. 03.06.99				PCT filing 23.11.98 (28.11.97)	PER done National Entries by 23.05.2000	Inv.: ELKHIMOVA Alex DEAS Applicant: Elkhimova Inventor: DEAS Process Intel Ltd
501	EP 99992728 EP(GB)1032870 DE99912858				EP Entry date 21.05.00	Granted	ACUO CORP. (Guernsey) Limited App: Deas Inv: Deas, Elkhimova
502	US 09/433,843				US filed 02.12.99	IN FORCE Renewal by 23.11.06	Applicant: Deas, Elkhimova Pr. int. Ltd
503	CA 2,310,774				23.05.00	Abandoned	Elkhimova Deas
504	JP 2000-622506				23.05.00	Abandoned	Process int.
6.	GB 97/25088.6	Address Transformation Means			PCT filed 30.11.98 (28.11.97)	National Entries by 28.05.2000	Process Intel Ltd Inv.: VILKOV A DEAS
14	PCT/RU98/00403 WO 99/37283 Publ. 22.07.1999 EP 99957028.3 05.09.00	Affine Transformation Means and Method of Affine Transformation			PCT filing Date 30.11.98 (28.11.97) Filed by 28.08.00	PCT filing	Applicant: VILKOV Inventions; Deas, Pless Abrosimo ACUO UK Ltd Inv.: Deas Vilkov Pless Abrosimo
1402	US 09/450,693				US filed 30.11.99	IN FORCE Renewal by 30.11.06	Process int. Ltd
1403	CA 2,312,126				Filed 28.05.00	Abandoned	Process int.
1404	JP 11-341420 Publ. on				30.11.98 (Publ. Ent.)	Examination requested by 30.11.2003 Examination to be requested by 30.11.2005	Process int. Ltd

Schedule of Intellectual Property

22 05 92	7	P2000-231571A UK 9602874	Test Probe Interface Unit and Method of Manufacturing	Very high speed test probe interface, capable of speeds of hundreds of GHz. Consists of a wafer with probe points formed on the wafer. Microphotographs and other details from actual construction of the probe interface included.	17.01.96	Process Intel Ltd Inv: Davydov, A. DEAS
701	701	PC7RU95002014 WO 95036793 Publ: 22.07.1999			PCT filing 19.01.99 (17.01.98)	National Entries Intel Ltd Inv: V. Davydov, A. Deas
702	702	US 6,586,245 10,060,828 Publ: 2003-0122748			08.03.2002 claiming priority of 41.01.00	GRANTED IN FORCE US 6,586,245 20.05.2003 Renewal 23.11.06
707	707	RU2000124556			17.08.00	Examination requested 19.01.2002
8	8	UK 9503354.5	Memory Test System with Buffer Memory	Data communications channel for semiconductor device testing providing continuous high-speed testing by intelligent pausing a timing means when a buffer memory is full or nearly full.	11.03.96	Priority claimed 19.01.2002
801	801	PC7RU95002026 WO 95046778 Publ:	High Speed Memory Test System with Intermediate Storage Buffer and Method of Testing	When paused, the timing means is capable of maintaining property refresh and clock functions for semiconductor devices.	PCT filing 11.03.99 (11.03.96)	National Entries by 11.09.2000
802	802	US 6,492,152 (app Ser 06/659,650)		The memory test system comprises a central control unit, a timing means, a fault logic means for detecting failures in the memory elements, and a fault capture memory for storing fault information obtained at testing comprising a high speed buffer memory and a low speed main memory.	Issue date 01.10.02	GRANTED Abandoned for non payment of renewal fee Renewal By 01.10.06
803	803	CA 2,347,549				Filed 11.09.2002
804	804	JP 2000-536078 JP12-536078				Filed 08.09.2000 Assignee: Acoud
805	805	EP 1,280,471 Appl No 95026996.6 DE69503156				GRANTED 12.02.02 Abandoned for non payment of renewal fee 11.09.2002 8th renewal + extra
9.	9.	PC7RU9500139	A System for Modeling Memory Business Parameters	A system for modeling memory business parameters provides the key competitive advantages for companies in the memory industry by optimizing each step in the product flow to achieve the maximum number of products shipped at the lowest cost and with the optimum level of application compatibility.	PCT filing 06.05.96	National Entries Intel Ltd Inv: KURSOV Inventor: Alex DEAS
901	901	WO 95057881 Publ: 11.11.99			US filed 05.05.99	Pending Kursov, Deas Assignee: Process Intl.
902	902	US 06,594,823			Filed 06.11.00	Examination requested Kursov, Deas
903	903	CA				

Schedule of Intellectual Property

900	UK 0025708.5 GB 23200 04239708		comparability. Using this model, the system then estimates the profitability of a memory industry plant in terms of finished good devices as a function of the cost of sales, based on possible variations of business parameters and predicts the savings that may be obtained if business parameters are optimised.	Filed 05.12.00	06.05.2023 GRANTED 14.05.2023 Abandoned for non payment of renewal fee	Acud Corp (Guernsey) Ltd Inv. Deas. Nursov
901	PC7RU9500204 WO0200836 Publ. 06.01.2000	Slew Calibration Means and Method	A means for providing a high accuracy of transferring and receiving signals by intelligent skew calibration of a timing system.	PCT filing 29.08.99	National Entries 29.12.2000	Applicant: Klotchkov
902	PC7RU9500164 WO0200837 Publ. 06.01.2000		The means for automatic skew calibration of a transceiver comprises a plurality of input registers for transmitting signals, a plurality of output registers for receiving signals; a main clock driver for generating a main clock signal; a reference clock driver for generating reference signals for calibrating the registers; the said reference clock driver being associated with the said main clock driver; and a plurality of phase shift means comprising at least one set of phase shift means associated with each said plurality of registers, for the relative alignment of the register's timing within each plurality.	PCT filing 10.06.99 (29.08.99)	Entry in EPO 29.01.2000	Klotchkov
903	US 09/342,227 US 6,298,465			29.06.99 (29.06.99)	Granted 30.01.2001 Abandoned can be restored by 2 October 2007 450\$ (renewal) + 1640\$	Acud Corp. Guernsey Ltd Klotchkov
904	Taiwan 88110560 GRANTED TWI 138857 Canada 2,346,883		The calibration is performed using a common time base which is distributed by means of a transmission line having predetermined wave characteristics.	24.06.99	GRANTED Renewal fees By 31.08.04 Filed 04.11.2000	Acud Corp. Guernsey LTD. Klotchkov
905	JP 2000-557157 JP12-557157			29.12.00 (29.05.98)	Request for Exam filed 12.06.06 but not paid yet	ACUD Corp. Klotchkov
906	EP 96953307.3 EP1GB1131945 DE69505750				GRANTED IN FORCE Renewal by 10.06.2007	Acud Corp. Guernsey Ltd. Inv. Klotchkov
907	Singapore 200105239-9			Filed 29.07.01 (date entry)	GRANTED Grant fee paid 16.03.03	Acud Corp. (Guernsey)
908-2	US 09/967,535 US 6,820,234			Filed on 01.10.01	Granted 16.11.04 Renewal 03.10.07	ACUD Corp Limited UK
909	PC7RU9500275 WO 02/13643 Publ. 02.03.2000	A System for Identification of Transformation of Memory Device Addresses	A system for defining transforms of cell addresses between different device topologies providing the use of minimum memory space and time required for storage and computing of data and also the flexibility of approach offering a user friendly interface and simplification of the transformation procedure.	PCT filing 19.08.98	National Entries due by 19.02.2001	Applicant: VILKOV Inv.: DEAS To be assigned to Process Int. Ltd.
910	US 09/377,172 US 6,368,995		The system comprises: a receiving means for receiving a representative plurality of pairs of addresses, each pair consisting of one memory cell address in the first address space and one address in the second address space, a storage means for storing said pairs of addresses, and a computing means for computing transformation formulas	US filed 18.09.99 (19.08.98)	GRANTED 18 July 2001 Abandoned 2 October 2007 450\$ (renewal) + 1640\$	Applicant: Vilkov. Deas Assigned to ACUD Guernsey
911	Canada 2,341,014			19.09.98 CA Entry	Request for Examination filed	Applicant: Deas. Vilkov

Schedule of Intellectual Property

12	PC7/RU06/02377 WO 01/29558 Publ. 25.05.00 US 09/423,604 US 6,393,543 Canada 2,346,631	System and Method of Transformation of Memory Device Addresses	A system for transformation of device addresses between different device topologies, each topology having its address space, providing the use of minimum memory space and time required for storage and computing of defect data and also the flexibility of approach which allows mapping of memory device divided into an arbitrary number of files, each file having different mapping scheme from a wide spectrum of mapping classes.	PCT filing 12.11.98 Filed 03.04.2001 PCT filing 10.12.98 Filed by 10.07.2001 US filed 08.12.99 Filed 8.06.2001 Filed 10.06.01	19.09.2023 National Entries due by 12.05.2001 GRANTED 18 Dec 2001 renewal by 21 May 2002 Exam to be requested by 12.11.2003	Applicant: Vilkov, Inventor: DEAS Assigned to Process Intel, Ltd. ACUJO Corp/Guer Vilkov, Deas Vilkov, Deas Process Int. (Stepanov, DEAS) ACUJO (Guernsey) Inv Deas, Stepanov Process Int. Deas; Stepanov Acad Corp. (Deas, Stepanov) Acad Corp. (Stepanov, Deas) Applicant Davidov Assigned to Process Int. Ltd.
13	PC7/RU06/00414 WO 00/4797 Publ. 15.09.2000 EP 985659A 8 EP(OB) 1,137,953 DE69836275	Interface system for current drive mode memory devices	An interface system comprising a driver and a receiver for providing a low cost high speed signal transfer to and from a high speed current drive mode device, such as a Rambus device.	Filed by 10.07.2001 US filed 08.12.99 Filed 8.06.2001 Filed 10.06.01	GRANTED 26.05.02 Abandoned Renewal not paid ABANDONED Pending Pending Demand filed in EPO on 13.05.2001 National Entry by 13.04.02 Abandoned	Process Int. (Stepanov, DEAS) ACUJO (Guernsey) Inv Deas, Stepanov Process Int. Deas; Stepanov Acad Corp. (Deas, Stepanov) Acad Corp. (Stepanov, Deas) Applicant Davidov Assigned to Process Int. Ltd.
14	US 09/457,479 Singapore 230103396-9 Japan 23001-587200	A Tester Interface System for Current Drive Mode Memory device	A semiconductor device processing and sorting apparatus comprising inclined guideways for guiding the semiconductor devices. The inclined guideways include an input guideway, testing guideways spaced in the direction transverse to their siding surface, and Sorting guideways.	US filed 08.12.99 Filed 8.06.2001 Filed 10.06.01	ABANDONED Pending Pending Demand filed in EPO on 13.05.2001 National Entry by 13.04.02 Abandoned	Process Int. Deas; Stepanov Acad Corp. (Deas, Stepanov) Acad Corp. (Stepanov, Deas) Applicant Davidov Assigned to Process Int. Ltd.
15	US 09/457,479 Singapore 230103396-9 Japan 23001-587200	Semiconductor Device Processing and Sorting Apparatus and Method of Handling	A semiconductor device processing and sorting apparatus comprising inclined guideways for guiding the semiconductor devices. The inclined guideways include an input guideway, testing guideways spaced in the direction transverse to their siding surface, and Sorting guideways.	US filed 08.12.99 Filed 8.06.2001 Filed 10.06.01	ABANDONED Pending Pending Demand filed in EPO on 13.05.2001 National Entry by 13.04.02 Abandoned	Process Int. Deas; Stepanov Acad Corp. (Deas, Stepanov) Acad Corp. (Stepanov, Deas) Applicant Davidov Assigned to Process Int. Ltd.
16	PC7/RU06/00108 US 09/456,523	Apparatus for processing and Sorting Semiconductor Devices received in Trays	A semiconductor device test handler which is adaptable to receive various customer key configurations, e.g. JEDER keys, and automatically test the ICs within.	PCT filing 06.03.00 US filing 02.11.01 prior 06.03.00 Filed 06.12.01 (08.03.00)	Demand due By 08.10.2001 Pending Abandoned	Applicant Davidov Assigned to Process Int. Ltd. Applicant Davidov Assigned to Acad Corp. Ltd Davidov
17	PC7/RU06/00149 US 09/563,753 US 6,712,630 RU 2301136102	Pressure Activated Zero Insertion Force Socket	A connector for wide modules or devices that maintains excellent impedance control over a long life. Enables very high frequency devices to be tested or used in sockets.	20.04.00 27.06.2000 21.01.00	National entries By 20.12.01 Granted 30.03.04 Renewal by 30.03.07 Request for	Davidov ACUJO CORP. (Guernsey) Limited Davidov Davidov

18	PC7/RU000000128 EP 02657155.5	Timing Control Means for Automatic Compensation of Timing Uncertainties	A means to achieve interfaces with low skew across data channels. Relates to automatic self-calibration of timing skew in receivers and transceivers using analog increments, wherein for each register a corresponding feedback loop is provided for the alignment of registers aiming to generate a feedback signal. The invention is described with example embodiments that form a self calibrated receiver and a self calibrated transmitter.		29.04.00) 22.04.00)	exam 29.04.03 Demand filed by 22.12.01 PCT appl. filed on 22.05.01	Appl. Abrossimov Inv. (s); Abrossimov, Deas
1902 prov	Provisional US 60/2008,613	Test Systems for Protocol Memories	The invention relates generally to computer-controlled automatic test systems for testing integrated circuit and discrete devices, and more particularly to memory test systems with interchangeable heads which interface with high speed protocol memories such as DDR and RAMBUS devices, as well as synchronous DRAM.		03.06.00 03.06.00		Appl., Deas Inv. Abrossimov, Deas
1901	PC7/RU0100224	Data Processing System	A data processing system for high speed data communication and chip-to-chip data transfer. Input and output data are provided at high frequency, while data transferring sections are operable at low frequency, which is highly advantageous when interfacing with high speed protocol memories such as SDRAM, in particular DDR.		05.05.2001 (06.06.2000)	US filed by 06.02.02	Abrossimov Klatchko v.
1902	US 10,026,775	Data Processing System			06.06.2001 (06.06.2000; Entry under Chapter I	Abandoned	Abrossimov Klatchkov,
20	US 60,215,468	Subsystem with transmission data storage	A board provided with a means to compensate for uneven transmission line performance, e.g. caused by crosstalk or cross-talk artifacts using stored data on transmission characteristics.		06.02.02 06.07.00		Appl., Abrossimov Inv. Deas Abrossimov
2001	PC7/RU0100289	Interface device with stored data on transmission line characteristics	An interface device provided with a means to compensate for uneven transmission line performance, e.g. caused by crosstalk or cross-talk artifacts using stored data on transmission line characteristics relating to a specific data pattern.		06.07.2001 (08.07.00)	US filing by 06.03.02 Grant fee to be paid by 13.05.07	Appl. Inv. Abrossimov Abrossimov/Deas
2002	US 10,026,629				06.03.02 06.07.00; 06.07.01)		
21	PC7/RU00000339	A method and apparatus for controlling acceleration and velocity of a stepper motor	A method and apparatus for controlling acceleration and velocity of a stepper motor in which a phase offset is selected depending on motor velocity.		15.09.00	Demand was not filed by 15.03.02	Appl. Davidson Inv. Davidov
2102	US 10,367,017 US 2003-0137273 US 6,870,346		The minimal phase offset indicates the position of the winding which generates the maximal driving moment. Increases speed by a factor of 10, max load by a factor of 3.		14.02.03 (15.04.00)	USANFI 23.03.05 IN FORCE Renewal by 27.03.06	Acad Corp. (Guerinsey)
22	PC7/RU0100202	Timing control means for automatic compensation of timing uncertainties	Automatic self-calibration of timing skew in transceivers, wherein a set of feedback loops is arranged for controlling even rising, even falling and odd rising edges.		23.05.2001 prior.		Appl. Inv. Abrossimov Inv. Deas
2202	US 09,898,230 Publ. US 2001-0056322 US 6,634,255				27.05.00 28.09.00 Filed on 03.07.01 (22.05.00; 28.08.00)	Grant 21.12.04 IN FORCE 21.12.07 4th year Renewal	Appl. Inv. Abrossimov/Deas
2304	Japan 2001-487191 JP13-587191				Filed on 27.09.01	Pending Request for Re-examination	Acad UK Inv. Abrossimov.

2205	EP 01341346.0					exam by 22 May 2006 Response filed 12/2/05 00:28:38 (00) was not paid 28/08/00	Deas Aculd Corp (UK)
2206	Provisional application US 60/728,115						Applicant: Alex Deas Abrosimov
23	Provisional application US 60/238,038 US 10,060,815					Regular application filed by 06/10/04	Abrosimov, Deas
2302						Restored Response filed on the 31 Oct 2006, ready for grant	Abrosimov Aculd Corp.
24	Provisional application US 60/724,176 PC7RU0103485					Filed on 31/10/2000	Alex Deas
2401						Filed on 31/10/2001 (01/10/2001) Earl Entry 30/05/03	Applicant: Alex Deas, Alex Deas Aculd Corp
2405	EP 01 993 085.7 EP (GB) 1 410 580 DE60110129					GRANT? 13/04/05 in force Renewal by 31/10/07	Alex Deas
2407	US regular 08/065,725 US 2002-0252166					Filed on 06/10/2001 (31/10/2001)	Alex Deas
25	Provisional application US 60/724,177					Filed on 31/10/2000	Deas
2501	PC7RU0103484					Filed on 31/10/2001 (01/10/2001)	Applicant: Alex Deas Inv. Alex Deas
2502	US 10,425,638 US 6,789,102					Filed 30/04/03 (01/10/2001)	Aculd Corp Guernsey Ltd
2505	EP 01 993 084.0 EP (GB) 1 410 589					Renewal by 7 Sep 2007 GRANT? 25/10/04 in force	Aculd Corp (Guernsey) Limited

Schedule of Intellectual Property

	DE6011228				Filed on	Renewed by	
26	Provisional application US 60/244,179	Pattern dependent driver	A means to compensate for the skew of a signal as a function of the data pattern being transmitted. The data pattern is compared directly or indirectly with stored values or parameters, the result of which is used to vary the skew of the signal, such as by changing the driver power or by adding or subtracting delay elements to the signal. A means to increase the timing window for DDR devices where the main apparatus uses a different strobe than that generated by the device.	Filed 31.10.00	31.10.07 See Appl. 34	Igor Abrosimov	
28	GB 0026449.0	DDR SDRAM Memory Test System With Fast Strobe Synchronisation	The test system comprises a synchronisation unit for triggering fault strobe generators with respect to DQS signals from the memory device under test. A system for communicating with synchronous devices with a means to increase the timing window for DDR devices where the main apparatus uses a different strobe than that generated by the device. The test system comprises a synchronisation unit for triggering fault strobe generators with respect to DQS signals from the memory device under test.	Filed 03.11.00		Asud Corporation (Guernsey) Ltd. Abrosimov	
2801	PC7RU0100486 WO 020038469	System for Communicating With Synchronous Device	A means to control the hysteresis of a receiver by shifting the reference voltage so as to compensate the hysteresis and reduce the skew caused by it.	Filed 03.11.01 (prior 03.11.00)	Mar Entry 03.05.03 Demand 03.05.02	Applicant Abrosimov	
2802	US 10/403,629 US 2003-0131905	High Precision Receiver With Skew Compensation	To avoid oscillation, the reference voltage can be switched over with a certain delay providing the voltage level has reached its stable state. The reference values and hysteresis values may be stored in a read-only memory.	Filed 30.04.00 (03.05.00)	OA of 18 Jul 2006 Due date 18.10.06	Deas Abrosimov	
2803	DE 10156806.8 (Galaxy Model)			Filed 02.05.03 (03.05.00)	Abandoned renewal fees not paid	ACUJO Corp. Guernsey Deas.	
2902	Prov. US 60/051,883			Filed 11.12.00		Abrosimov Alunin	
2903	US 10/012,776 US 6,642,764	High Precision Receiver With Skew Compensation		10.12.01 (prior 11.12.00)	Grant 04.11.03 4.11.2006 4th year Published	Asud Corp. Guernsey Deas. Abrosimov Alunin	
30	PC7RU0100128	Handler for Electronic Circuits	A testing and handling system for printed circuit boards, circuit modules, etc. wherein modules are handled in cassettes.	22.03.01		Applicant Davidov Inventors Korolev Enukhov	
31	Prov. US 60/263,053	Programmable Self-Calibrating Vernier and Method	The present invention is directed to the field of generation of precise electrical signals, in particular to a technique for generating accurate delay of clock signals using a programmable delay line thus providing a self-calibrating vernier device.	Filed 21.05.01	Abandoned Demand filed 18.12.02	Alunin Deas	
3101	PC7RU02002241			Filed 21.05.02		Alunin Deas	
3102	US 10/151,185 US 7,026,850			Filed 21.05.02	GRANT 11.04.06 11 April 2006 4th year	ACUJO CORP (Guernsey) Limited Alunin, Deas	
3105	EP 02736324.1 EP 1 410 324		A vernier for delaying an input main signal with an adjustable delay.	21.12.03 (21.05.02, 21.05.01)	Grant Decision Abandoned for non payment of 5th year	Asud UK	
32	Prov. US600215,907	Noise reduction means	A means to reduce the noise in a signaling system to enable smaller noise	Filed 28.05.01		Deas.	

Schedule of Intellectual Property

3302	Regular US 10/225,082	Adaptive Equaliser for Reducing Distortion in a Communication Channel	margin between logical levels. The invention also improves the tolerance of extremely high speed microcircuits to electrostatic discharges. An adaptive equaliser comprising a variable filter for modifying a signal to reduce the noise and enable smaller margins between logical levels. The equaliser comprises a means for measuring the received signal so as to determine the width of the eye opening in the eye diagram of the received signal, and a control means for adjusting a filter parameters based on the determined width of the eye opening. Preferably, the means for measuring the received signal constructs a digitised representation of the signal.	Filed 23.08.02 Not responded Deadline 30.05.06	Deas, Atutun, Atrosimov	Atutun, Atrosimov
3301	PC77820/203542			23.08.02 (28.04.01)	Atrosimov	Atrosimov
3303	EP 02758740.4 EP(CB)1423923 DE60204156			23.03.04 (28.08.02) 23.08.01	GRAM7 12.11.04 Abandoned renewal 23.06.06 Not paid	ACUD CORP. (Guernsey) Limited
33	Prox US 60293,052	Data Transmission Means And Method	Double ended active termination, where the termination is set by a self-calibration procedure to match the actual impedance of the line.	Filed 21.05.01	Atutun, Atrosimov	Atutun, Atrosimov
3301	PC77800/002842		This should include things like having the driver impedance controllable. This patent recognises that when a circuit board is made it has a design impedance and an actual impedance which may differ across the board. Here the drivers and receivers terminate the line to the actual impedance of the line, and drive using the actual impedance in order to reduce the size of the reflections that would appear.	Filed 21.05.02	Atutun, Atrosimov	Atutun, Atrosimov
3302	US 10,151,186 US 6,741,095			Filed 21.05.02	GRAM7 23.05.07 renewal	ACUD CORP. (Guernsey) Limited Atutun, Atrosimov
3301	EP 1,405,154 EP 02736325.8			Not. Entry 21.11.2003 (21.05.02)	Notification of Grant 12.07.05 Grant + claims to be paid by 30.11.06	ACUD UK
34	Prox US 600310,269	Transmitter Circuit Compensating Timing Distorting Means	Reduction of the data-dependent skew caused by line mismatch artefacts A timing deslasking means adjusts the timing position of a signal transition between two logical levels by using information obtained as a result of history analysis.	Filed on 06.09.2001 31.10.01 (31.10.00 03.08.01)	Appl Any Atutun, Deas Appl Any Atutun, Deas	Appl Any Atutun, Deas
3402	US 6,480,021 US 09,805,726			Filed 05.11.01	GRAM7 12.11.02 Renewal 12.11.06	ACUD CORP. (Guernsey) Limited Appl Any Atutun, Deas
3404	JP 2802-540310 JP14-540310			Filed 30.04.03 (31.01.00)	Pending OA responded	Acud Corp Guernsey
3405	EP 21893062 ? EPIGB1,405,154 DE60111654			Filed 30.05.03 (31.01.00)	GRAM7 12.05.05 In Force Renewal by 31 Oct 07	ACUD CORP. (Guernsey) Limited
35	PC77800/002233	High Speed Protocol Memory Test Head For Memory Tester	This invention relates to a test head which interfaces with high speed protocol memories such as RAMBUS devices. A memory test system head conditions the signals applied to the Device Under Test (DUT).	06.06.01 (06.06.00)	ABANDONED	AtrosimovAtutun

Schedule of Intellectual Property

No.	UK 0111101.4	Channel Time Calibration Means		Abstract	Filing Date	Priority Date	Applicant
		UK 0111101.4	PC7RU07002655				
3601	US 10,435,630 US 2013-0198309	Receiver With Optimised Bit Error Rate		A high-speed communication channel with a means for measuring time offsets between different signals that form the communication channel at different frequencies and/or for different data patterns, transmitted through the channel, a storage means for storing the measured time offsets, and a timing correction means for applying the measured time offsets to compensate for said inter-signal skew.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin
3602	US 10,435,630 US 2013-0198309	Memory Test Apparatus and Method of Testing		A device and method employing the characteristics of metastability within the receiving registers to measure and control the characteristics of the channel and to compensate for production tolerances by altering the timing characteristics of the signal at the receiver. A tester for testing memory devices, employing successive data processing algorithms with minimum feedback. Test instructions are generated in which fields are allocated for controlling respective functional parts of the tester. Control signals are stored together with data signals in an instruction memory that provides high speed test pattern generation. The width of instruction memory can vary.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin
3603	US 10,435,630 US 2013-0198309	Receiver With Automatic Skew Compensation		The self-calibrating receiver comprises a plurality of samplers for latching data transmitted and oversampled and latched at the moment when the signal has a maximal stability. The self-calibrating receiver comprises a plurality of samplers for latching data, coupled with a set of delay devices for providing a series of signal copies with each copy being shifted by a predetermined time interval, a comparator, a state machine for determining a number of copy with minimal BER, a multiplexer and a pipeline of latency adjustment elements.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin
3604	US 10,435,630 US 2013-0198309	High Speed Interface Device		A self-calibrating receiver with a plurality of samplers and a phase-locked clock generator for providing a series of signal copies, wherein the sampler produces a signal having the lowest Bit Error Rate by defining a sample copy closest to the minimum in BER distribution.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin
3605	US 10,435,630 US 2013-0198309	High Speed Interface Device		The present invention is focused on interconnect within a single board, to provide either a synchronous conveyor or packet communications that deliver reliable interconnect at or close to theoretical limit, cutting both low latency and latency tolerant applications respectively.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin
3606	US 10,435,630 US 2013-0198309	High Speed Interface Device		The present invention is focused on interconnect within a single board, to provide either a synchronous conveyor or packet communications that deliver reliable interconnect at or close to theoretical limit, cutting both low latency and latency tolerant applications respectively.	24.03.2001	05.09.2001 (31.10.00)	Abrosimov, Denis Abrosimov, Alyunin

Schedule of Intellectual Property

4200	UK 0222366.1	Means and method of data encoding and communication at rates above the channel bandwidth	A coding means reduces artifacts introduced by sending data at a higher rate than the bandwidth of the communication channel, such as the voltage and current offsets introduced in the data at the receiver as a function of the preceding data.	01.02.02	Acad Corporation(Guernsey) Limited
4202	US regular 10/079,250 US 7,062,439			21.02.02 Grant Issue fee paid 30.06.06 Renewal by 17.06.09	Acad Corp. (Guernsey) Limited Abrosimov Deas. Faulds Abrosimov Deas.
4201	PT/8203/00356 WO 03/065670		Coding means for coding 8 bit input symbols into 16 bit output codes for transmitting along a channel by signals having a limited minimum and maximum pulse width.	29.01.03 01.01.02 01.02.02	Abrosimov Deas. Faulds
4221	US 10,858,143 US -2004-0047413 (CP of PT/8203/00356)		Coding means for encoding 8 bit input symbols into 12 bit output codes for transmitting along a channel by signals having a limited minimum and maximum pulse width. The coding means reduces artifacts introduced by sending data at a higher rate than the bandwidth of the communication channel.	08.09.03 08.01.02 01.02.02	Acad Corp. (Guernsey) Limited Abrosimov
4231	US 6,806,817 US 6,058,971	Means and method of data encoding and communication at rates above the channel bandwidth	Coding means for encoding data represented by input symbols into codes, to have the minimum signal pulse width longer than one period of the receiver's sampling clock; the minimal pulse width being equal to 3 bit intervals. A preferred example is 8b/10b DC balanced code, which expands 8 bits of real data into 16 bits codes.	23.03.04 01.04.04 03.03.04 08.09.03 29.01.03 21.02.02 01.02.02 05.04.04	Abrosimov Abrosimov
43	US Provisional 60/361,693 UK 0208014.1	Line Termination Incorporating Compensation For Device And Package Parasitics	A terminator for terminating a transmission line linking a plurality of integrated circuits, wherein the termination is distributed between terminating components in the package to compensate for the characteristics of the ESD structure on the receiver.	08.03.02 05.04.02	Acad Corp. (Guernsey) Ltd Abrosimov/Deas Acad Corporation Limited
4301	PT/8203/00591 WO03/075462			06.03.03 06.03.02 05.04.02	Abrosimov Deas
4302	US 10,283,727 US-2005-0180649			10.03.03 06.03.02 05.04.02	Acad Corp. (Guernsey) Limited Abrosimov Deas
4305	EP 1,486,521 EP 05743473.7				Acad UK (Guernsey) Limited
44	US Provisional 60/561,690	Line Drive With Reduced Power Consumption		06.03.02	Abrosimov/Deas
4401	PT/8203/00358 WO 03/075464			06.03.03 06.03.02	Abrosimov
4402	US 10,384,286		A means for reducing the power consumption of the transmitter by storing the recent history of the transmitted data and controlling driving transistors as a function of comparison of that history with input data so that either the signal is driven into the transmission line at full strength or at a level near the minimum needed to retain the state in the receiver. The advantage is that the line capacitance decays through the terminating resistors or discharge transistors, such that when the next state change is needed, then the less stored energy needing to be discharged.	08.09.04 Response to OA is filed	Acad Corp. (Guernsey) Limited
45	US Provisional 60/565,121	High Speed Amplifier Incorporating Pre-Emphasis	An amplifier in integrated circuits for the transmission of digital signals at high speed, which incorporates a pre-emphasis circuit operating at speeds higher than the cut-off frequency that would normally apply to a such amplifier and pre-emphasis circuits.	29.05.02	Abrosimov, Deas
4501	PT/RU03/00254			28.05.03	Abrosimov

Schedule of Intellectual Property

4502	WO 2003/103985 Publ.04.12.03 US 10,987,591		Reference Voltage Generator Providing Stable Gate Propagation Time		28.05.02) 28.11.04 28.05.02	by 28.11.04 Response to OA shall be filed by (Guernsey) Limited Atrosimov Deas 24 may 2007	ACUO CORP (Guernsey) Limited Atrosimov Deas
46	US Provisional 60/363,120		Reference Voltage Generator Providing Stable Gate Propagation Time	Reference voltage generator creates a voltage reference that is a function of the gate propagation time, and applies this to create circuits where a constant time characteristic is beneficial.	28.05.03 (28.05.02)	National Entry by 28.11.04 Response to OA is filed	Atrosimov (Guernsey) Limited Atrosimov Deas
4601	PC 78RU03/00243 WO 2003/103973				28.05.03 (28.05.02)	National Entry by 28.11.04 Response to OA is filed	Atrosimov (Guernsey) Limited Atrosimov Deas
4602	US 10,987,592				28.05.03 (28.05.02)	National Entry by 28.11.04 Response to OA is filed	Atrosimov (Guernsey) Limited Atrosimov Deas
47	US Provisional 60/363,131		Pull Up For High Speed Structures	Pull-up structures with variable strength, which combines a resistor network with a MOS transistors, such as N-type MOSFET to allow the pull up to be varied to compensate for process and temperature variations around a predefined pull-up strength, at the same time, providing low parasitic capacitance and a good dynamic response of the pull-up structure.	28.05.02 28.05.03 (28.05.02)	PCT filed National Entry 28.11.04	Atrosimov (Guernsey) Limited Atrosimov Deas
4701	PC 78RU03/00242 WO 2003/103974 Publ. 04.12.03				28.05.02 28.05.03 (28.05.02)	National Entry by 28.11.04 Response to OA is filed	Atrosimov (Guernsey) Limited Atrosimov Deas
4702	CIP US 10,853,123				28.05.04 (28.05.02, 28.05.03)	NOTICE OF ALLOWANCE 14.02.06 ISSUE FEE NOT PAID	Atrosimov, Deas, Deas
4703	PC 78RU03/00304				Filed 28.05.05	FEE NOT PAID	
48	US 6,043,126		Strip-Line Technology For A High Speed PCB With Low Dissipation	A multilayer pcb comprising a plurality of planar layers made of dielectric materials and a plurality of conductor traces secured with their rough surfaces to these dielectric material layers, their smooth surfaces looking outwards or facing each other in superposed laminar relation to form a coplanar structure, so that the skin effect losses in the circuit structure are reduced. The traces can be driven in parallel to form a single conductor line.	06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4801	PC 78RU03/002529				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4802	US 11,144,825		High Speed Low Dissipation PCB Topologies		06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4803	EP 037,811,78.3				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4804	UK regular UK 02285,29.2		Simultaneous bidirectional differential signaling interface		06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4805	US regular 10,367,443				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4806	PC 78RU03/002630				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4807	CIP US regular 10,730,265				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas
4808	PC 78RU03/002647 200490				06.12.02 27.11.03 108.12.02)	Demand filed 08.07.04 Abandoned for non-payment of filing fee	Atrosimov Atrosimov Atrosimov Deas

[illegible]

Schedule of Intellectual Property

5700	US provisional US 60/822,660 PC77RU05000436	Read Latency Minimisation Using Frame Offset	recovery circuit, and the phase locked loop generates an output clock distributed to all receive channels, so that each receive channel aligns the output clock from the phase locked loop to the receive data for the same receiver channel.	23.07.05		(Guernsey) Ltd.
5700			A communications receiver with reduced latency comprising a plurality of transceiver cells for receiving/transmitting frames of serial data from/to a host controller. The transceiver cells deserialises the data into a parallel data word of width equal to the number of bits in a frame; a memory interface controller for decoding the parallel frame data from the transceiver cells and generating control signals and data signals to memory device, performing write operations and for formatting read data and status information from the memory device to the transceiver cells for onwards transmission across the serial interface.	13.08.04 13.08.05	PCT filed 13.08.05	Abresmay, Coyne, Deas, ACURO Corp. (Guernsey) Ltd.
5800			A distributed summation digital filter applicable for processing of signals with ISI reduction or multi-mode flow distortion compensation in high speed communications.	01.05.04		Abresmay, Coyne, Deas, ACURO Corp. (Guernsey) Ltd.
5800	US provisional US 60/898,137 PC77RU05000596	Digital Filter With High Speed Response		PCT filed 21.11.05		