Substitute Form PTO-1595 Attorney Docket No.: 16113-1910002

# RECORDATION FORM COVER SHEET PATENTS ONLY

Commissioner for Patents: Please record the attached original document(s) or copy(ies).		
Name of conveying party(ies);	Name and address of receiving party(ies):	
MetaRAM, Inc.		
Additional name(s) attached? ☐ Yes 図 No	Google Inc.	
3. Nature of conveyance:	1600 Amphitheatre Parkway Mountain View, California 94043	
<ul> <li>■ Assignment</li> <li>□ Merger</li> <li>□ Security Agreement</li> <li>□ Change of Name</li> <li>□ Other;</li> </ul>		
Execution Date: 09/11/2009	Additional names/addresses attached? ☐ Yes ☒ No	
4. Application number(s) or patent number(s):	- 12 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
If this document is being filed with a new application, the execution	date of the application is: 12/09/2011	
A. Patent Application No(s).:	B: Patent No(s).:	
13/315,933		
,	tached? □ Yes 图 No	
Name/address of party to whom correspondence concerning document should be mailed:	6. Total number of applications/patents involved: 1	
TONYA S. DRAKE	7. Total fee (37 CFR §3.41): \$40	
Fish & Richardson P.C. One Marina Park Drive	□ Enclosed	
	☑ Authorized to charge Deposit Account.	
Boston, Massachusetts 02210-1878	8. Deposit Account No.: 06-1050	
	Please apply any additional charges, or any credits, to our Deposit Account No. 06-1050.	
DO NOT US	THIS SPACE	
9. Statement and Signature: To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy of the original document.		
Tonya S. Drake  Reg. No. 57,861  Name of Person Signing  Signature	Jahl 2/26/12 Date	
Tol	al number of pages including coversheet, attachments and document: 8	

22798404.doc

### CERTIFICATE OF TRANSMISSION BY FACSIMILE

I hereby certify that this correspondence is being transmitted by facsimile to the Patent and Trademark Office on the date indicated below

Date of Transmission

Signature

Typed Pro TENT Signing Certificate

REEL: 027771 FRAME: 0747

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#### PATENT ASSIGNMENT

WHEREAS, MetaRAM, Inc., hereinafter referred to as "Assignor," a Delaware corporation with a place of business at 101 Metro Drive, Suite 350, San Jose CA 95110 is the sole owner of the entire right, title and interest in and to the patents and patent applications listed in Exhibit A to this Assignment (collectively, "Listed Patents and Applications"); and

WHEREAS, Google Inc., hereinafter referred to as "Assignee," a Delaware corporation with a place of business at 1600 Amphitheatre Parkway, Mountain View, CA 94043, is desirous of obtaining the entire right, title and interest in and to the Listed Patents and Applications;


NOW, THEREFORE, in consideration of good and valuable consideration, the receipt of which is hereby acknowledged, Assignor has sold, assigned, transferred and set over, and by these presents does hereby sell, assign, transfer and set over, unto said Assignee, its successors, legal representatives and assigns, its entire right, title and interest in. to and under the said the Listed Patents and Applications, including all pending applications, as well as all divisions, renewals and continuations thereof, and all Letters Patent of the United States which may be granted thereon and all reissues and extensions thereof, and all applications for Letters Patent which may hereafter be filed for inventions embodied by said pending applications in any country or countries foreign to the United States, and all Letters Patent which may be granted for said inventions embodied by said pending applications in any country or countries foreign to the United States and all extensions, renewals and reissues thereof and all rights of priority in any such country or countries based upon the filing of said pending applications in the United States which are created by any law, treaty or international convention; and I hereby authorize and request the Commissioner of Patents of the United States, and any Official of any country or countries foreign to the United States, whose duty it is to issue patents on any such applications as aforesaid, to issue all Letters Patent for said inventions to Google Inc., its successors, legal representatives and assigns, in accordance with the terms of this instrument.

IN WITNESS WHEREOF, MetaRAM, Inc., has caused this instrument to be signed by a duly authorized corporate officer and its corporate seal to be affixed, as of this day of SEPTEMBER, 2009.

MetaRAM, Inc.

Name: SURESH RAJA

Title: PRESIDENT & CEO



STATE OF Calkering

31411 OL WHING	
COUNTY OF Santa (1914)	
evidence) to be the person whose nar sworn, did say that he is the <u>Prestars</u> duly executed the foregoing instrume authorized to do so and that said indi	And CEO of MetaRAM, Inc., and that he ont for and on behalf of MetaRAM, Inc., being duly vidual acknowledged said instrument to be the free act  Notary Public  My commission expires: Sep. 1, 2012
ACCEPTED BY:	
Date: JENEN SER " Zas")	GOOGLE INC.
	Name: A Proposition of the Propo
STATE OF SOLM CLAMA	Title: DEMATH CHAFTER CONFILL  ) SS
basis of satisfactory evidence to be the acknowledged to me that he executed signature on this Assignment the persucted executed this Assignment.	who proved to me on the e person whose name is subscribed to this Assignment and the same in his authorized capacity, and that by his con(s), or the entity upon behalf of which the person(\$)  F PERJURY under the laws of the State of California that correct.
WITNESS my hand and offic	ial seal.  ∅
MARIANO CURAY Commission # 1851849 Notary Public - California Saπ Francisco County My Comm. Expires Jun 28, 2013	Notary-Public

2

# Exhibit A

_(, <b>iD</b> ,	60/693631	An Integrated Memory Core And Memory	US
ACC T	mat prompore	Interface Circuit	<b>~</b> -2
0001	PCT/US2007002324	An Integrated Memory Core And Memory	wo 🎋
÷ 113, 1	Sales Survey Water Comment	Interface Circuit	
0001	7515453	An Integrated Memory Core And Memory Interface Circuit	ŲS
0002	60/713815	Methods And Apparatus of Stacking DRAMs	້າກີ <b>"ປ່ຣ</b> ຸກ
0003	60/772414	Multi-Rank Memory Buffer and Memory Stack	US
0005	60/814234	Memory Systems and Memory Modules	ji just %
0006	11/515167	Stackable Low-Profile Lead Frame Package	US
. 0007	11/588739	Active Raw Card For Oual In Line Memory  Module	\ <b>.</b> U5` ;
0009	US20070014168	Method and Circuit For Configuring Memory Core Integrated Circuit Dies With Memory Interface Integrated Circuit Dies	US
√0010	US20080027702	System And Method For Simulating A Different Number Of Memory Circuits	US
0011	US20080025137	System And Method For Simulating An Aspect Of A Memory Circuit	บร
	U\$20080025108	System And Method For Delaying A Signal Communicated From A System To At Least One Of A Plurality Of Memory Circuits	us .
0013	us20080025136	System And Method For Storing At Least A Portion Of Information Received In Association With A First Operation For Use In Performing A Second Operation	บร
0014	US20080031072	Power Saving System And Method For Use With A Plurality Of Memory Circuits	US
0015	U520080025122	Memory Refresh System And Method	US
0016		Multiple-Component Memory Interface System And Method	ou us
		And Method	11 / 1 / 1 / v
0017	7379316	Methods And Apparatus Of Stacking DRAMs	US
,00 <b>18</b> ; //	US20080028136	Method And Apparatus For Refresh Management Of Memory Modules	່: <b>ບ</b> ຮ່ ີຸ
0019	US20080031030	System And Method For Power Management In Memory Systems	US
0020	US20070058471	Methods And Apparatus of Stacking DRAMs ···	US
	,		
0021	PCT/US2007028109	Methods And Apparatus of Stacking DRAMs	WO

PATENT REEL: 027771 FRAME: 0750

(	7	With Power Saying Capabilities	} · · · · · · · · · · · · · · · · · · ·
0026	US20080123459	Combined Signal Delay And Power Saving System And Method For Use With A Plurality Of Memory Circuits	US
0027	US20080027703	Memory Circuit Simulation System And Method With Refresh Capabilities	U\$.
0028	60/823229	Autonomous Refresh and Data Protection in Memory Circuits	US
0030	PCT/US2008063251	Memory Circuit System and Method	······································
0034	60/826356	System, Method And Computer Program Product For Multi-Rank Asymmetric Memory Modules	US
0035	US20080037353	Interface Circuit System And Method For Performing Rower Management Operations During A Command-Related Latency	Prosing and the second
0037	7386656	Interface Circuit System And Method For Performing Power Saving Operations In Conjunction With Only A Portion Of A Memory Circuit	<b>US</b> 711.
0038	7392338	Interface Circuit System And Method For Autonomously Performing Power Saving Operations in Conjunction With A Plurality Of Memory Circuits	US
0039	US20080082763	Apparatus And Method For Power Management Of Memory Ciccults By A System Or Component Thereof	<b></b>
0040	60/849631	System And Method For Increasing Capacity And Performance Of Flash Storage	US
0041	US20080086588	System: And Method For Increasing Capacity, Performance, And Flexibility Of Flash Storage	US:
0042	60/865624	Memory Subsystem And Method	US
0043	60/865623	Multi-Rank Partial Width Memory Modules	บัร
0044	60/865627	System And Method For Memory Control	US
0045	U\$20080115006	System And Method For Adjusting The Timing Of Signals Associated With A Memory System	Jan US and
0047	U\$20080056014	Memory Device With Emulated Characteristics	US
0048	US20070195613	Memory Module With Memory Stack And Interface With Enhanced Capabilities	ii ius
0049	US20080126690	Memory Module With Memory Stack	US
0051	US20070204075	System And Method For Reducing Command  Scheduling Constraints Of Memory Circuits	Solomore our 2000
0052	PCT/US2007095080	Memory Circuit System And Method	WO
ф <b>053</b> ,	U\$20070192563		ili jus jiri

A SA SA SA		Associated With A Command Communicated Between A System And Memory Circuits	
0054	US20080010435	Memory Systems And Memory Modules	US
0055	U\$20080028137	Method And Apparatus For Refresh Management Of Memory Modules	us
0056	11/855805	System, Method, And Apparatus For Allowing Electrical Communication Between Integrated Circuit Package Contacts And Circuit Board Contacts	US
0060	12/144396	Memory Subsystem And Method	ู้ปรุ่น เ
0062	US20080062773	System and Method for Simulating An Aspect Of A Memory Circuit	US
0063	61/030534	Emulation Of Abstracted DIMMs Using Abstracted DRAMs	us .
0071	11/855826	System And Method For Providing Additional Space Between An Integrated Circuit And A Circuit Board For Positioning A Component Therebetween	US "
0073		System For Multi-Rank Partial Width Memory	us 🐃
The white	Anti- Carlo San Carlo Carlo	Modules in the same and the sam	" " " " " " " " " " " " " " " " " " "
0074	11/858518	System And Method For Multi-Rank Asymmetric Memory Modules	U\$
0075	11/941589	Optimal Channel Design For Memory Devices For Providing A High-Speed Memory Interface	<b>US</b> . (1)
0076	US20080120443	System And Method For Reducing Command Scheduling Constraints Of Memory Circuits	US
0077	<b>ŲSZ0080109595</b>	System And Method For Reducing Command Scheduling Constraints Of Memory Circuits	US
0078	US20080109206	Memory Device With Emulated Characteristics	US
0079	Ú\$20080126692	Memory Device With Emulated Characteristics	US'
0080	US20080126687	Memory Device With Emulated Characteristics	US
0081	US20080176688		US
0082	US20080126689	Memory Device With Emulated Characteristics	US
0083	, , ,	Memory Device With Emulated Characteristics	US
0084	US20080104314	Emulation Of Memory	US
0085	US20080133825	System And Method For Simulating An Aspect Of A Memory Circuit	us
0086	US20090024789	Memory Circuit System And Method	US
0.087	U\$20090024790	Memory Circuit System and Method	us '
0088	US20080109597	Method And Apparatus For Refresh	US
	MAR A CAMILLY MARKANE MARKANE	Management Of Memory Modules	
0089		Method And Apparatus For Refresh Management Of Memory Modules	US

FINAL-Patent Sale Agreement (6385602).DOC

- 3 -

FEB. 28. 2012 11:53AM

0090	61/014740	Embossed Heat Spreader	US
0092	DE112006001810	An Integrated Memory Core And Memory	DE:
0093	2441726	the state of the s	
VUDU	1441/20	An Integrated Memory Core And Memory Interface Circuit	GB
0094	U\$2008544437	An Integrated Memory Core And Memory Integrace Circuit	The Control of the Co
0095	10-2008-7001812	An Integrated Memory Core And Memory Interface Circuit	KR
0098	US20080239857	Interface Circuit System And Method For	us
	V 1941	Performing Power Management Operations in	, ,
		Conjunction With Only A Portion Of A Memory	10
0099	U\$20080239858	Circuit San Vales Committee San	
VVJJ	0320000433030	Interface Circuit System And Method For Autonomously Performing Power Management	us
		Operations In Conjunction With A Plurality Of	
		Memory Circuits	
ö100	PCT/US2008/001507	Memory Circuit System and Method	wö
0107	12/057306	Standard Hybrid Memory Module	US
0108	12/378328	Emulation Of Abstracted DIMMs Using Abstracted DRAM	US# · · ·
0110	US20080170425	Methods And Apparatus of Stacking DRAMs	US
0111	DE112006002300	Methods And Apparatus of Stacking DRAMs	DE
0112	GB2444663A	Methods And Apparatus of Stacking DRAMs	GB
0113	JP2009507324	Methods And Apparatus of Stacking DRAMs	JP.
0114	10-2008-7005172	Methods And Apparatus of Stacking DRAMs	KR
0115	12/203100 [18]	Embossed Heat Spreader	US
0117	61/083497	Memory Subsystem With Ganged Ranks	US
0120	2008-554369	Memory Circuit System And Method	JP
0121	10-2008-7019582	Memory Circuit System And Method	KR
0122	2005303	Memory Circuit System And Method	EU
0124	61/033878	Memory Subsystem With Ganged Ranks	US
0126	12/508496	Configurable Memory System	.บร
0127	EU2054803	Memory Circuit System And Method	EU
0130	61/185585	Programming Of DIMM Termination Resistance Values	us 💮
0133	12/507682	System And Method For Simulating An Aspect	us (
er aller al	•	Of A Memory Circuit	
0134	12/510134	Method And Circuit For Configuring Memory	. US
, , , , , , , , , , , , , , , , , , ,	er e g a gewerest extrese sta sti e	.Core Integrated Circuit Dies With Memory and a state of the control of the contr	of home fire bu
*	,	Interface Integrated Circuit Dies	•

Attorney's Docket No.: 16113-1910002 Client's Ref. No.: GP-2509-04-US-CON

# OFFICIAL COMMUNICATION FACSIMILE

# TO THE ATTENTION OF:

### MAIL STOP ASSIGNMENT

MAIL STOP ASSIGNMENT FAX NO: 571/273-0140

Number of pages including this page 8

Applicant: Schakel et al. Art Unit: 2827
Serial No.: 13/315,933
Examiner: Unknown

Filed : December 9, 2011 Conf. No. : 1771

FACSIMILE COMMUNICATION

Title : MEMORY REFRESH APPARATUS AND METHOD

# MAIL STOP ASSIGNMENT RECORDATION SERVICES

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Respectfully submitted,

Date: February <u>X</u>, 2012 <u>Eliza Orche</u>

Reg. No. 57,861

PTO Customer No. 26192
Fish & Richardson P.C.
One Marina Park Drive
Boston, Massachusetts 02210-1878

Telephone: (617) 542-5070

Fax: (617) 542-8906

22798402.doc

NOTE: This facsimile is intended for the addressee only and may contain privileged or confidential information. If you have received this facsimile in error, please immediately call us collect at (617) 542-5070 to arrange for its return. Thank you.

RECORDED: 02/28/2012 REEL: 027771 FRAME: 0754