

PATENT ASSIGNMENT

Electronic Version v1.1
 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	SECURITY AGREEMENT
CONVEYING PARTY DATA	
Name	Execution Date
Ramtron International Corporation	02/29/2012
RECEIVING PARTY DATA	
Name:	Silicon Valley Bank
Street Address:	3003 Tasman Drive
City:	Santa Clara
State/Country:	CALIFORNIA
Postal Code:	05954
PROPERTY NUMBERS Total: 13	
Property Type	Number
Patent Number:	5909624
Patent Number:	5608246
Patent Number:	7176824
Patent Number:	7271744
Patent Number:	7120220
Patent Number:	7142627
Patent Number:	7116572
Patent Number:	7313010
Patent Number:	7570090
Patent Number:	7652909
Patent Number:	7672151
Patent Number:	7924599
Patent Number:	8081500
CORRESPONDENCE DATA	

Fax Number:

Email: trent.martinet@dgsllaw.com

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent via US Mail.

Correspondent Name: Trent Martinet

Address Line 1: 1550 17th Street

Address Line 4: Denver, COLORADO 80202

NAME OF SUBMITTER:

Trent Martinet

Total Attachments: 5

source=RamtronSiliconValleySecurityAgreement#page1.tif

source=RamtronSiliconValleySecurityAgreement#page2.tif

source=RamtronSiliconValleySecurityAgreement#page3.tif

source=RamtronSiliconValleySecurityAgreement#page4.tif

source=RamtronSiliconValleySecurityAgreement#page5.tif

AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Amended and Restated Intellectual Property Security Agreement (this "Agreement") is entered into as of the Effective Date by and between SILICON VALLEY BANK ("Bank") and RAMTRON INTERNATIONAL CORPORATION, a Delaware corporation ("Grantor").

RECITALS

A. Bank has agreed to make certain advances of money and to extend certain financial accommodation to Grantor (the "Loans") in the amounts and manner set forth in that certain Amended and Restated Loan and Security Agreement by and between Bank and Grantor dated the Effective Date (as the same may be amended, modified or supplemented from time to time, the "Loan Agreement"; capitalized terms used herein are used as defined in the Loan Agreement). Bank is willing to make the Loans to Grantor, but only upon the condition, among others, that Grantor shall grant to Bank a security interest in certain Copyrights, Trademarks, Patents, and Mask Works to secure the obligations of Grantor under the Loan Agreement. This Agreement amends and restates that certain Intellectual Property Security Agreement of Grantor dated as of August 18, 2009.

B. Pursuant to the terms of the Loan Agreement, Grantor has granted to Bank a security interest in all of Grantor's right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of its obligations under the Loan Agreement, Grantor hereby represents, warrants, covenants and agrees as follows:

AGREEMENT

To secure its obligations under the Loan Agreement, Grantor grants and pledges to Bank a security interest in all of Grantor's right, title and interest in, to and under its Intellectual Property Collateral (including without limitation those Copyrights, Patents, Trademarks and Mask Works listed on Schedules A, B, C, and D hereto), and including without limitation all proceeds thereof (such as, by way of example but not by way of limitation, license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements, all rights corresponding thereto throughout the world and all re-issues, divisions continuations, renewals, extensions and continuations-in-part thereof.

This security interest is granted in conjunction with the security interest granted to Bank under the Loan Agreement. The rights and remedies of Bank with respect to the security interest granted hereby are in addition to those set forth in the Loan Agreement and the other Loan Documents, and those which are now or hereafter available to Bank as a matter of law or equity. Each right, power and remedy of Bank provided for herein or in the Loan Agreement or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by Bank of any one or more of the rights, powers or remedies provided for in this Agreement, the Loan Agreement or any of the other Loan Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including Bank, of any or all other rights, powers or remedies.

IN WITNESS WHEREOF, the parties have caused this Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.


Address of Grantor:

1850 Ramtron Drive
Colorado Springs, CO 80921

Attn: Gery Richards

GRANTOR:

RAMTRON INTERNATIONAL CORPORATION

By: 

Title: CEO


Address of Bank:

3003 Tasman Drive
Santa Clara, CA 95054-1191

Attn: Chris Ennis

BANK:

SILICON VALLEY BANK

By: 

Title: Relationship Manager

EXHIBIT B

Patents

SEE ATTACHED SCHEDULE B

ISSUED PATENT'S Application:	RAM No.	Tech.	Short Title	Patent No.	Issued	Expires	Inventor	Assignee
		TOTAL ISSUED: America USA		95				
RAM 252 FWC	RAM 252 FWC	FRAM	Semiconductor Device	5,523,595	6/4/1996	6/4/2013	Takenaka	
RAM 257 FWC	RAM 257 FWC	FRAM	Semiconductor Device	5,866,926	2/2/1999	2/2/2016	Takenaka	
RAM 258 FWC 2	RAM 258 FWC 2	FRAM	Semiconductor Device	5,475,248	12/12/1995	12/12/2013	Takenaka	
RAM 259 DIV	RAM 259 DIV	FRAM/REF	Non-Volatile Ferroelectric Memory	5,371,699	12/6/1994	11/17/2012	Larson	
RAM 262 FWC	RAM 262 FWC	FRAM/REF	Integration of High Value Cap w/FE	5,909,824	6/1/1999	9/9/2015	Yeager	
RAM 310	RAM 310	FRAM	High Speed Ferroelectric Based	5,608,246	3/4/1997	2/10/2014	Yeager	
RAM 311	RAM 311	FRAM	Voltage Reference for FE 1T1C	5,530,668	6/25/1996	4/12/2013	Ortem	
RAM 319	RAM 319	FRAM	Passivation Method/Structure Using	5,572,459	11/5/1996	9/16/2014	Wilson	
RAM 323 DIV	RAM 323 DIV	FRAM	Circuit Method for Reducing	5,438,023	8/1/1995	3/1/2014	Argos	
RAM 384	RAM 384	FRAM	Circuit Method for Reducing	5,592,410	1/7/1997	3/1/2014	Argos	
RAM 385	RAM 385	FRAM	Low Loss, Regulated Charge Pump	5,815,430	9/29/1998	4/10/2015	Vermaeche	
RAM 387	RAM 387	FRAM	Ferroelectric Nonvolatile Random	5,899,428	3/30/1998	3/30/2016	Young, C	
RAM 388	RAM 388	FRAM	The Use of Calcium and Strontium	5,996,366	1/28/1997	8/16/2015	Kraus	
RAM 396 DIV	RAM 396 DIV	FRAM	A Method of Measuring Retention	5,969,935	10/19/1998	3/15/2016	Kammerdiner	
RAM 397	RAM 397	FRAM	Yield Enhancement Technique	5,800,663	9/1/1996	3/15/2016	Kammerdiner	
RAM 399 DIV	RAM 399 DIV	FRAM	Bandgap Reference Based	6,008,898	12/28/1998	3/15/2016	Taylor	
RAM 400	RAM 400	FRAM	Partially or Completely	5,852,376	12/22/1998	8/23/2016	Kraus	
RAM 401 CIP	RAM 401 CIP	FRAM	Partially or Completely	5,920,453	7/6/1999	8/20/2016	Evans	
RAM 402 CIP2	RAM 402 CIP2	FRAM	Partially or Completely	5,864,932	2/2/1999	8/20/2016	Evans	
RAM 403 CIP3	RAM 403 CIP3	FRAM	Method of Fabricating Partially	6,027,947	2/22/2000	10/11/2016	Evans	
RAM 408	RAM 408	FRAM	Completely Encapsulated TE	6,130,184	11/21/2000	11/21/2016	Evans	
RAM 410	RAM 410	FRAM	Semiconductor Memory Device	6,211,542	4/3/2001	4/3/2017	Eastep/Evans	
RAM 415	RAM 415	FRAM	Sensing Methodology for a 1T1C	5,816,771	10/6/1998	9/30/2016	Yoshinaka	
RAM 422	RAM 422	FRAM	Dual-Level Metallization Method	5,880,989	3/5/1999	1/14/2017	Wilson	
RAM 423	RAM 423	FRAM	Multi-Layer Approach for Optimizing	5,902,131	5/11/1999	5/9/2017	Argos	
RAM 426	RAM 426	FRAM	Integrated Circuit Memory Device	6,287,637	9/11/2001	9/11/2017	Fan Chu	
RAM 433	RAM 433	FRAM	Voltage Boost Circuit and Operation	6,283,398	7/17/2001	7/17/2017	Taylor	
RAM 434 CON	RAM 434 CON	FRAM	Reference Cell for a 1T1C	5,854,568	12/29/1998	8/20/2017	Moscauk	
RAM 435 CON	RAM 435 CON	FRAM	Memory Cell Config for a 1T1C	5,956,266	9/21/1999	11/14/2017	Wilson	
RAM 436	RAM 436	FRAM	Memory Cell Config for a 1T1C	6,028,763	2/22/2000	11/14/2017	Allen/Kraus	
RAM 437	RAM 437	FRAM	Reference Cell Configuration for a	6,185,123	2/6/2001	2/6/2018	Allen/Kraus	
RAM 438	RAM 438	FRAM	Reference Cell Configuration for a	5,986,919	11/16/1999	11/14/2017	Allen	
RAM 439	RAM 439	FRAM	Sense Amplifier Configuration for a	6,252,793	6/26/2001	6/26/2018	Allen/Kraus	
RAM 440	RAM 440	FRAM	Sense Amplifier Configuration for a	5,969,990	10/19/1999	11/14/2017	Allen	
RAM 441 CON	RAM 441 CON	FRAM	Column Decoder Configuration for	6,560,137	5/6/2003	5/25/2018	Allen	
RAM 442	RAM 442	FRAM	Plate Line Driver Circuit for	5,892,728	4/6/1999	11/14/2017	Allen	
RAM 443	RAM 443	FRAM	FE Thin Films and Solutions	5,978,251	11/21/1999	11/21/2017	Kraus	
RAM 444	RAM 444	FRAM	FE Thin Films and Solutions	5,995,408	11/30/1999	11/14/2017	Kraus	
RAM 445 DIV 2	RAM 445 DIV 2	FRAM	Method of Manufacturing FE Mem	6,203,608	3/20/2001	3/20/2018	Sun/DH/ITD	
RAM 446	RAM 446	FRAM	FE Memory Device Structure Use	6,174,735	1/16/2001	1/16/2019	Evans	
RAM 447	RAM 447	FRAM	FE Memory Device Structure Use	6,201,726	3/13/2001	10/23/2018	Evans	
RAM 448	RAM 448	FRAM	Hydrogen Barrier Encapsulation	6,359,755	3/19/2002	3/19/2019	Evans	
RAM 449	RAM 449	FRAM	Barrier Layer to Protect a FE	6,249,014	6/19/2001	6/10/2018	Bailey	
RAM 450	RAM 450	FRAM	FE Non-Volatile Latch Circuit	6,613,596	9/2/2003	9/2/2020	Bailey	
RAM 451	RAM 451	FRAM	Nonvolatile Odal Latch & D-Type	6,242,269	6/5/2001	6/5/2018	Hickert	
RAM 452	RAM 452	FRAM	Semiconductor Device Having a	6,141,237	10/31/2000	10/31/2018	Elison/Kraus	
RAM 457	RAM 457	FRAM	High Temperature Degradation of	6,362,675	3/26/2002	3/26/2019	Always	
RAM 459 (FUJ99-02886)	RAM 459 (FUJ99-02886)	FRAM/FUJ-RIC	Ferroelectric Thin Film Capacitors	5,964,873	11/15/2005	11/15/2022	Fox/Chu	FUJ-RIC
RAM 477	RAM 477	FRAM	Two Stage Low Voltage FE Boost	6,682,772	1/27/2004	1/27/2021	Fox	FUJ-RIC
RAM 478	RAM 478	FRAM	FE Voltage Boost Circuits	6,627,930	9/30/2003	9/30/2020	Gen Fox, Sun, Chu	FUJ-RIC
				6,535,446	3/18/2003	6/28/2021	Moscauk	
				6,275,425	8/14/2001	11/16/2020	Elison	

Total Number of
Issued Patent Applications

RAM 497	FRAM	Process and Structure for Masking Capacitively Coupled FE Random	6,495,413	12/17/2002	12/17/2019	Sun, et al	
RAM 498	FRAM	Method for Mx a FE Mem Cell	6,597,028	7/22/2003	7/22/2020	Glen Fox	
RAM 499	FRAM	Ferroelectric Random Access	6,376,259	4/23/2003	4/21/2021	Chu/Fox	
RAM 500	FRAM	Ferroelectric Random Access	6,445,508	9/3/2002	9/10/2018	Schwartz/Alweis	
RAM 501	FRAM	Process for Producing High Qual	6,861,696	12/9/2003	12/9/2020	Schwartz/Alweis	
RAM 502	FRAM	Process for Producing a Strontium	6,887,716	5/3/2005	5/9/2022	Fox/Chu/Easton	FUJIRIC
RAM 503	FRAM	Ferroelectric Non-Volatile Logic	6,674,533	1/6/2004	1/6/2021	Sun	FUJIRIC
RAM 504	FRAM	Ferroelectric Non-Volatile Logic	6,650,158	11/18/2003	11/19/2020	Ellason	
RAM 505	FRAM	CMOS Boosting Circuit Utilizing	6,884,549	5/17/2005	5/17/2022	Ellason	
RAM 506	FRAM	FE Memory w/Bit-Plane Parallel	6,430,093	8/6/2002	8/6/2019	Ellason/Kraus	
RAM 507	FRAM	FE Semiconductor Memory	6,538,914	3/25/2003	3/25/2020	YB Chung	
RAM 508	FRAM	FE Semiconductor Memory	6,817,628	9/9/2003	9/9/2020	Fan/Chu/Shan Sun	FUJIRIC
RAM 509	FRAM	Self Referencing 1T1C FE	6,777,287	8/17/2004	8/17/2021	Shan Sun/Fan Chu	FUJIRIC
RAM 510	FRAM	Method for Producing Crystall	6,459,609	10/1/2002	12/13/2018	Xiao Hong DU	
RAM 511	FRAM	Method for Producing Crystall	6,853,535	2/8/2005	10/26/2022	Glen Fox/Tom D.	
RAM 512	FRAM	Method for Producing Crystall	6,728,093	4/27/2004	4/27/2021	Glen Fox	
RAM 513	FRAM	CMOS Voltage Booster Circuits	6,864,738	3/8/2005	5/8/2022	DUEllason/Kraus	TI
RAM 514	FRAM	Bit-Line Shielding Method for FE	6,717,839	4/6/2004	4/6/2021	Xiao Hong DU	TI
RAM 515	FRAM	Programmable Reference for 1T1C	6,819,601	11/16/2004	11/16/2021	Ellason/Kraus	TI
RAM 516	FRAM	Method for Improving Retention...	6,830,938	12/14/2004	12/14/2021	Shan Sun (Rodriguez)	TI
RAM 517	FRAM	Local Interconnect Using the Elec	6,730,950	5/4/2004	5/4/2021	Ellason	TI
RAM 518	FRAM	Print-Free Coding for Ferroelectric	7,176,824	2/13/2007	5/7/2024	Du/Yeong	GOAL
RAM 519	FRAM	Print-Free Coding for Ferroelectric	7,271,744	9/18/2007	9/18/2024	Du/Yeong	
RAM 520	FRAM	Non-Volatile Counter	7,120,220	10/10/2006	10/10/2023	Du/Taylor	
RAM 521	FRAM	Counting Scheme with Automatic	7,142,627	11/28/2006	2/10/2025	Du/Taylor	
RAM 522	FRAM	Circuit for Generating a Centered	7,116,572	10/3/2006	10/3/2023	Sun/Du/Chu/Sommervold	
RAM 523	FRAM	Circuit for Generating a Centered	7,313,010	12/5/2007	12/25/2024	Sun/Du/Chu/Sommervold	
RAM 524	FRAM	High Reliability Area Efficient	7,038,932	5/2/2006	5/2/2023	Ellason	TI
RAM 525	FRAM	Fast Power-On Detect Circuit	6,222,454	4/24/2001	4/24/2018	Harding, et al	GOAL
RAM 526	FRAM	Non-Contacting Temp Sensing Device	7,570,030	8/4/2009	12/19/2027	Du	
RAM 527	FRAM	2T2C Ferroelectric RAM with Complementar	7,652,909	10/21/2007	7/17/2028	Du	
RAM 528	FRAM	Method for Reading Non-Volatile Ferroele	7,672,151	3/2/2010	3/2/2027	Evans, et al	
RAM 529	FRAM	Non-Volatile Memory Circuit Using Ferro	7,924,599	4/12/2011	4/12/2028	Evans, et al	
RAM 530	FRAM	Method for Mitigating Irregularity in a Ferro	8,081,500	11/30/2011	8/28/2029	Taylor/Chu	
Total: 87	America, U.S.						
Application:	CHINA						
RAM 502/503 CHN	FRAM	Method for Producing Crystalllographically	ZL03123976.5	9/12/2007	5/29/2023	Davenport/Fox	
RAM 502/503 CHN DIV	FRAM	Method for Producing Crystalllographically	ZL0200710137	10/21/2009	5/29/2023	Davenport/Fox	
Total: 2	CHINA						
Application:	Germany						
Total: 0	Germany						
Application:	Japan						
RAM 407 JPN	FRAM	Completely Encapsulated Top Electrode	4,511,642	8/20/1997	8/20/2017	Evans, et al	
RAM 415 JPN	FRAM	Dual-Level Metallization Method	2,962,475	8/6/1999	5/11/2016	Agos	
RAM 414 JPN	FRAM	Sensing Method for a 1T1C	4,188,472	9/19/2008	11/16/2018	Wilson/Kraus/Lehman	
Total: 3	Japan						
Application:	Korea						
RAM 442 KOR (MMC)	FRAM	Ferroelectric Thin Films and Set	453,416	10/8/2004		Shan Sun	
Total: 1	Korea						