

PATENT ASSIGNMENT

Electronic Version v1.1
 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
QST HOLDINGS, LLC	08/24/2012
RECEIVING PARTY DATA	
Name:	Altera Corporation
Street Address:	101 Innovation Dr.
City:	San Jose
State/Country:	CALIFORNIA
Postal Code:	95134
PROPERTY NUMBERS Total: 2	
Property Type	Number
Application Number:	09997530
Application Number:	12399671
CORRESPONDENCE DATA	
Fax Number:	3124253909
<i>Correspondence will be sent via US Mail when the fax attempt is unsuccessful.</i>	
Phone:	3124253900
Email:	kleung@nixonpeabody.com
Correspondent Name:	Nixon Peabody LLP
Address Line 1:	300 S. Riverside Plaza
Address Line 2:	16th Floor
Address Line 4:	Chicago, ILLINOIS 60606
ATTORNEY DOCKET NUMBER:	066664-000004USD1
NAME OF SUBMITTER:	Wayne L. Tang
Total Attachments: 12 source=Assignment to Altera#page1.tif source=Assignment to Altera#page2.tif	

CH \$80.00 09997530

source=Assignment to Altera#page3.tif
source=Assignment to Altera#page4.tif
source=Assignment to Altera#page5.tif
source=Assignment to Altera#page6.tif
source=Assignment to Altera#page7.tif
source=Assignment to Altera#page8.tif
source=Assignment to Altera#page9.tif
source=Assignment to Altera#page10.tif
source=Assignment to Altera#page11.tif
source=Assignment to Altera#page12.tif

EXHIBIT 3.02(B)

PATENT ASSIGNMENT

ASSIGNMENT AND TRANSFER OF PATENTS

THIS PATENT ASSIGNMENT (this "Assignment") is made and delivered this 24th day of August, 2012, by QST Holdings, LLC, a Delaware limited liability company with offices at 1196 Borregas Ave., Suite 210, Sunnyvale, CA 94089 ("Assignor"), in favor of Altera Corporation, a Delaware corporation with offices at 101 Innovation Dr., San Jose, CA 95134 ("Assignee").

WITNESSETH

WHEREAS, pursuant to the Asset Purchase Agreement, made August 24, 2012, by and between Assignor and Assignee ("the Assignment Agreement"), Assignor has agreed to, assign, transfer, deliver and convey to Assignee, and Assignee has agreed to receive from Assignor, all right, title and interest of every kind and nature in and to the patents and patent applications listed on Exhibit A hereto ("Patents"); and

WHEREAS, the parties hereto desire to effect the consummation of the assignment, transfer, delivery and conveyance to the Assignee of the Patents.

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, and pursuant to the terms and conditions of the Asset Purchase Agreement, the Assignor does hereby agree with the Assignee as follows:

1. Capitalized terms used but not defined herein have the meanings set forth in the Asset Purchase Agreement.

2. Assignor hereby irrevocably sells, assigns, transfers and sets over to Assignee all of Assignor's right, title and interest in and to the Patents, any foreign counterparts or equivalents thereto, existing now or in the future and including, but not limited to, patents of utility, improvement or addition, utility model and appearance and industrial design patents and inventors certificates, as well as divisionals, reissues, continuations (in whole or in part), revisions, revivals, re-examinations, renewals and extensions of any of the foregoing and any patents that may issue from any of the foregoing, and including the subject matter of all claims that may be obtained therefrom, for Assignee's own use and enjoyment, and for the use and enjoyment of its successors, assigns or other legal representatives, as fully and entirely as the same would have been held and enjoyed by Assignor if this assignment and sale had not been made, together with all income, royalties, damages or payments due or payable as of the Closing or thereafter related to any of the foregoing, including, without limitation, all claims for damages by reason of past, present or future infringement or other unauthorized use of the Patents, with the right to sue for and collect the same for Assignee's own use and enjoyment, and for the use and enjoyment of its successors, assigns or other legal representatives.

{00081318.DOCX;1 }3



3. Assignor hereby authorizes and requests the United States Patent and Trademark Office and any other similar government authority to record Assignee as owner of the Patents and issue any and all patents issued thereon to Assignee, as assignee of the entire right, title and interest in, to and under the same, for the sole use and enjoyment of Assignee and its successors, assigns or other legal representatives.

4. Assignor agrees to take such further action, execute such additional documents, and, in general, do all lawful things reasonably requested of it by Assignee to perfect Assignee's title in and to the Patents and to carry out and fulfill the purposes and intent of this Assignment. Assignor further agrees that its obligation to execute or cause to be executed any such instrument or papers shall continue until the expiration of the last Patent to expire in any country of the world. If the Assignee is unable for any reason to secure Assignor's signature to assign, apply for or to pursue any application for any United States or foreign Patent, then Assignor hereby irrevocably designates and appoints Assignee and its duly authorized officers and agents as Assignor's agent and attorney in fact, to act for and in Assignor's behalf and stead to execute and file any such assignments, applications and to do all other lawfully permitted acts to further the application for, prosecution, issuance, maintenance or transfer of Patents, with the same legal force and effect as if originally executed by Assignor.


5. This Assignment may be executed in one or more counterparts, each of which shall be deemed to be an original, and all of which together shall constitute one and the same instrument.

[Signature page follows]

A handwritten signature in dark ink is written over a circular stamp. The stamp contains the text "Alto" at the top and "Lecchi" at the bottom, with a central emblem.

IN WITNESS WHEREOF, the parties have executed this Assignment as of the day and year first above written.

QST HOLDINGS, LLC

By: 
Gordon Campbell
CEO

STATE OF California)
COUNTY OF Placer) SS:

On this 24th day of August 2012, before me, Susan L. Baltz Notary Public personally appeared Gordon Campbell, who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) is/are subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed this instrument.

I certify under PENALTY OF PERJURY under the laws of the State of California that the foregoing paragraph is true and correct.

WITNESS my hand and official seal.



Susan L. Baltz
Notary Public:
My commission expires:

{00081318.DOCX;1 }



EXHIBIT A

Patents and Patent Applications

1. Granted Patents

Client Matter No	Country	Serial Number	Filing Date	Patent Number	Issue/Grant Date	Client Ref #	Title	Category
046301-042000	United States	10/022,776	12/31/2001	7,231,508	06/12/2007	QST-042 US	COMPUTER PROCESSOR ARCHITECTURE SELECTIVELY USING FINITE-STATE-MACHINE FOR CONTROL CODE EXECUTION	FPGA
046301-042073	Taiwan	91135873	12/11/2002	1,289,785	11/11/2007	QST-042 TW	COMPUTER PROCESSOR ARCHITECTURE SELECTIVELY USING FINITE-STATE-MACHINE FOR CONTROL CODE EXECUTION	FPGA
046301-046000	United States	10/015,530	12/12/2001	7,752,419	07/06/2010	QST-046 US	METHOD AND SYSTEM FOR MANAGING HARDWARE RESOURCES TO IMPLEMENT SYSTEM FUNCTIONS USING AN ADAPTIVE COMPUTING ARCHITECTURE	FPGA
046301-101041	Japan	2004-160636	05/31/2004	4495522	04/16/2010	QST-101 JP	DIGITAL IMAGING APPARATUS	FPGA
046301-088100	United States	11/800,577	05/03/2007	7,606,943	10/20/2009	QST-088-1C US	ADAPTABLE DATAPATH FOR A DIGITAL PROCESSING SYSTEM IMPLEMENTATION OF A	FPGA
046301-122100	United States	08/449,563	05/24/1995	5,652,875	07/29/1997	QST-122-1C US	SELECTED INSTRUCTION SET CPU IN PROGRAMMABLE HARDWARE	FPGA
046301-121400	United States	08/415,750	04/03/1995	5,603,043	02/11/1997	QST-121-4C US	SYSTEM FOR COMPILING ALGORITHMIC LANGUAGE SOURCE CODE FOR IMPLEMENTATION IN PROGRAMMABLE HARDWARE	MISC: GigaOps
046301-121500	United States	08/419,835	04/11/1995	5,857,109	11/05/1999	QST-121-5C US	PROGRAMMABLE LOGIC DEVICE FOR REAL TIME VIDEO	MISC: GigaOps
046301-101000	United States	10/605,031	06/25/2003	7,609,297	10/27/2009	QST-101 US	CONFIGURABLE HARDWARE BASED DIGITAL IMAGING APPARATUS	FPGA
046301-088200	United States	12/556894	09/10/2009	7904603	03/08/2011	QST-088-2C US	ADAPTABLE DATAPATH FOR A DIGITAL PROCESSING SYSTEM	FPGA

{00081318.DOCX(1)}



046301-001030	France	02715076.2	03/11/2002	1415399	07/29/2009	QST-001-FR	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001031	Great Britain	02715076.2	03/11/2002	1415399	07/29/2009	QST-001-GB	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001023	Germany	60233144.7-08	03/11/2002	1415399	07/29/2009	QST-001-DE	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-003023	Germany	60232459.9-08	11/18/2002	1448095	05/27/2009	QST-003-DE	ADAPTIVE INTEGRATED CIRCUIT HAVING FIXED COMPUTATIONAL ELEMENTS AND METHOD FOR OPERATION OF SUCH AN INTEGRATED CIRCUIT	FPGA
046301-003031	Great Britain	02786734.0	11/18/2002	1448095	05/27/2009	QST-003-GB	ADAPTIVE INTEGRATED CIRCUIT HAVING FIXED COMPUTATIONAL ELEMENTS AND METHOD FOR OPERATION OF SUCH AN INTEGRATED CIRCUIT	FPGA
046301-003030	France	02786734.0	11/18/2002	1448095	05/27/2009	QST-003-FR	ADAPTIVE INTEGRATED CIRCUIT HAVING FIXED COMPUTATIONAL ELEMENTS AND METHOD FOR OPERATION OF SUCH AN INTEGRATED CIRCUIT	FPGA
046301-001200	United States	10/384,486	03/07/2003	7,325,123	01/29/2008	QST-001-2P US	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA

{00081318.DOCX:1}



046301-003100	United States	11/241,009	09/30/2005	7,320,052	01/15/2008	QST-003-1C US	APPARATUS, METHOD, SYSTEM AND EXECUTABLE MODULE FOR CONFIGURATION AND OPERATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001004	European Patent Convention	02715076.2	03/11/2002	1415399	07/29/2009	QST-001 EP	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-003073	Taiwan	91133885	11/20/2002	1275003	03/01/2007	QST-003 TW	APPARATUS, METHOD, SYSTEM AND EXECUTABLE MODULE FOR CONFIGURATION AND OPERATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-002073	Taiwan	91133886	11/20/2002	1262400	09/21/2006	QST-002 TW	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001044	South Korea	2003-7012311	03/11/2002	0910777	07/29/2009	QST-001-KR	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-006000	United States	10/040,100	01/04/2002	7,403,981	07/22/2008	QST-006 US	APPARATUS AND METHOD FOR ADAPTIVE MULTIMEDIA RECEPTION AND TRANSMISSION IN COMMUNICATION ENVIRONMENTS	FPGA
046301-001000	United States	09/815,122	03/22/2001	6,836,839	12/28/2004	QST-001 US	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC	FPGA

{00081318.DOCX:1 }



								COMPUTATIONAL ELEMENTS	
046301-001073	Taiwan	91105539	03/22/2002	198368	07/09/2004	QST-001-TW	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA	
046301-001041	Japan	2002-575826	03/11/2002	4238033	12/26/2008	QST-001-JP	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA	
046301-010100	United States	12/011,340	01/25/2006	7865847	01/04/2011	QST-010-1C US	METHOD AND SYSTEM FOR CREATING AND PROGRAMMING AN ADAPTIVE COMPUTING ENGINE	FPGA	
046301-002017	China P.R.	02822645.3	11/18/2002	02822645.3	06/10/2009	QST-002-CN	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA	
046301-003000	United States	09/997,987	11/30/2001	6,986,021	01/10/2006	QST-003-US	APPARATUS, METHOD, SYSTEM AND EXECUTABLE MODULE FOR CONFIGURATION AND OPERATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA	
046301-003004	European Patent Convention	02786734.0	11/18/2002	1449095	05/27/2009	QST-003-EP	ADAPTIVE INTEGRATED CIRCUIT HAVING FIXED COMPUTATIONAL ELEMENTS AND METHOD FOR CONFIGURATION AND OPERATION OF SUCH AN INTEGRATED CIRCUIT	FPGA	



(00081318.DOCX:1)

046301-003041	Japan	2003-550074	11/18/2002	4326953	06/19/2009	QST-003 JP	APPARATUS, METHOD, SYSTEM AND EXECUTABLE MODULE FOR OPERATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-010000	United States	10/437,800	05/13/2003	7,328,414	02/05/2008	QST-010 US	METHOD AND SYSTEM FOR CREATING AND PROGRAMMING AN ADAPTIVE COMPUTING ENGINE	FPGA
046301-005000	United States	10/289,639	11/07/2002	7,478,031	01/13/2009	QST-005 US	METHOD, SYSTEM AND PROGRAM FOR DEVELOPING AND SCHEDULING ADAPTIVE INTEGRATED CIRCUITRY AND CORRESPONDING CONTROL OR CONFIGURATION INFORMATION	FPGA
046301-020000	United States	10/013,825	12/10/2001	7,602,740	10/13/2009	QST-020 US	SYSTEM FOR ADAPTING DEVICE STANDARDS AFTER MANUFACTURE	FPGA
046301-009000	United States	10/127,882	04/23/2002	6,732,354	05/04/2004	QST-009 US	METHOD, SYSTEM AND LANGUAGE STRUCTURE FOR PROGRAMMING RECONFIGURATION HARDWARE	FPGA
046301-001400	United States	12/002,348	12/17/2007	8,010,593	30-Aug-11	QST-001-4C US	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-101100	United States	12/560,018	09/15/2009	7,961,226	14-Jun-11	QST-101-1C US	DIGITAL IMAGING APPARATUS ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001300	United States	10/990,800	11/17/2004	7,962,716	14-Jun-11	QST-001-3C US	HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-005100	United States	12/350618	01/08/2009	7,979,263	12-Jul-11	QST-006-1C US	METHOD, SYSTEM AND PROGRAM FOR DEVELOPING AND SCHEDULING ADAPTIVE INTEGRATED CIRCUITRY AND CORRESPONDING CONTROL OR CONFIGURATION INFORMATION	FPGA


{00081318.DOCX;1 }



046301-002041	JP	2003-550052	11/18/2002	4672256	01/28/2011	QST-002 JP	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
---------------	----	-------------	------------	---------	------------	------------	---	------

2. Pending Applications

Client Matter No	Country	Serial Number	Filing Date	Client Ref #	Status	Sub Status	Title	Category
046301-042141	Japan	2008-186582	06/14/2004	QST-042-1C JP	FILED		COMPUTER PROCESSOR ARCHITECTURE SELECTIVELY USING FINITE-STATE-MACHINE FOR CONTROL CODE EXECUTION	FPGA
046301-046100	United States	127785,868	05/24/2010	QST-046 US	FILED	Filed	METHOD AND SYSTEM FOR MANAGING HARDWARE RESOURCES TO IMPLEMENT SYSTEM FUNCTIONS USING AN ADAPTIVE COMPUTING ARCHITECTURE	FPGA
046301-201200	United States	127251,860	10/15/2008	QST-001-5C US	FILED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-121341	Japan	511441/94	11/05/1993	QST-121-3 JP	FILED	PENDING	VIDEO PROCESSING HARDWARE SYSTEM FOR COMPILING ALGORITHM-MIC LANGUAGE SOURCE CODE FOR IMPLEMENTATION IN PROGRAMMABLE HARDWARE	MISC: GigaOps
046301-121041	Japan	511425/94	11/05/1993	QST-121 JP	FILED		IMPLEMENTATION OF MORPHOLOGY MANIPULATION IN PROGRAMMABLE HARDWARE	MISC: GigaOps
046301-125000	United States	08/132,609	10/05/1993	QST-125 US	FILED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	MISC: GigaOps
046301-201000	United States	127251,946	10/15/2008	QST-001-6C US	FILED	PUBLISHED		FPGA



046301-201100	United States	12/251,903	10/15/2008	QST-001-4C US	FILED	PUBLISHED	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-088400	United States			QST-088-4C US	DOCKETED		ADAPTABLE DATAPATH FOR A DIGITAL PROCESSING SYSTEM	FPGA
046301-088300	United States			QST-088-3C US	DOCKETED		ADAPTABLE DATAPATH FOR A DIGITAL PROCESSING SYSTEM	FPGA
046301-201300	United States	12719,394	03/08/2010	QST-001-7C US	FILED	PUBLISHED	ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001700	United States			QST-001-7P US	DOCKETED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001800	United States			QST-001-8C US	DOCKETED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001900	United States			QST-001-9C US	DOCKETED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001600	United States			QST-001-6C US	DOCKETED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-001500	United States			QST-001-5C US	DOCKETED		ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-002004	European Patent Convention	02786735.7	11/18/2002	QST-002 EP	FILED	PENDING	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY	FPGA

00081318.DOCX:1



046301-006100	United States	12/116,604	05/07/2008	QST-006-1C US	FILED	PENDING	APPARATUS AND METHOD FOR ADAPTIVE MULTIMEDIA RECEPTION AND TRANSMISSION IN COMMUNICATION ENVIRONMENTS	FPGA
046301-003200	United States	11/962,979	12/21/2007	QST-003-2C US	FILED	PENDING	APPARATUS, METHOD, SYSTEM AND EXECUTABLE MODULE FOR CONFIGURATION AND OPERATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-002041	Japan	2003-550052	11/19/2002	QST-002-JP	FILED	ALLOWED	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-002000	United States	09/997,530	11/30/2001	QST-002 US	FILED	Appealed	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-002100	United States	12/399,671	03/06/2009	QST-002-1DIV US	FILED	OPENED	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA
046301-006200	United States	12/719,348	03/08/2010	QST-006-2DIV US	FILED	PUBLISHED	APPARATUS AND METHOD FOR ADAPTIVE MULTIMEDIA RECEPTION AND TRANSMISSION IN COMMUNICATION ENVIRONMENTS	FPGA
046301-006300	United States	12/719,318	03/08/2010	QST-006-3DIV US	FILED	PUBLISHED	APPARATUS AND METHOD FOR ADAPTIVE MULTIMEDIA RECEPTION AND TRANSMISSION IN COMMUNICATION ENVIRONMENTS	FPGA
046301-010200	United States	12/604,093	07/16/2009	QST-010-2RE US	FILED	Filed	METHOD AND SYSTEM FOR CREATING AND PROGRAMMING AN ADAPTIVE COMPUTING ENGINE	FPGA
046301-002041JPD1	Japan	2010-266528	11/18/2002	QST-002 JP	FILED	Filed	APPARATUS, SYSTEM AND METHOD FOR CONFIGURATION OF ADAPTIVE INTEGRATED CIRCUITRY HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS	FPGA



{00081318.DOCX;1 }