PATENT ASSIGNMENT

08/07/2013

Electronic Version v1.1 Stylesheet Version v1.1

103660950

SUBMISSION TYPE:

3

48-503314982

CORRECTIVE ASSIGNMENT

NATURE OF CONVEYANCE:

Corrective Assignment to correct the state of incorporation within the assignment document previously recorded on Reel 011177 Frame 0921. Assignor(s) hereby confirms the state of incorporation is Texas.

CONVEYING PARTY DATA

Name	Execution Date
Staktek Corporation	09/27/2000

RECEIVING PARTY DATA

Name:	Staktek Group L.P.
Street Address:	8900 Shoal Creek
City:	Austin
State/Country:	TEXAS
Postal Code:	78758

PROPERTY NUMBERS Total: 57

Property Type	Number
Patent Number:	5221642
Patent Number:	5448450
Patent Number:	5337077
Patent Number:	5371866
Patent Number:	5236117
Patent Number:	5484959
Patent Number:	5369056
Patent Number:	5367766
Patent Number:	5279029
Patent Number:	5446620
Patent Number:	5420751
Patent Number:	5498906
Patent Number:	5369058
Patent Number:	5475920

PATENT REEL: 030962 FRAME: 0142 \$2280.00

Patent Number:	5455740
Patent Number:	5581121
Patent Number:	5561591
Patent Number:	5566051
Patent Number:	5702985
Patent Number:	5572065
Patent Number:	5543664
Patent Number:	5528075
Patent Number:	5592364
Patent Number:	5804870
Patent Number:	5499160
Patent Number:	5550711
Patent Number:	5479318
Patent Number:	5493476
Patent Number:	5605592
Patent Number:	5644161
Patent Number:	5631193
Patent Number:	5552963
Patent Number:	RE36229
Patent Number:	5801437
Patent Number:	5654877
Patent Number:	5615475
Patent Number:	5588205
Patent Number:	5541812
Patent Number:	5585668
Patent Number:	5586009
Patent Number:	5864175
Patent Number:	5978227
Patent Number:	5778522
Patent Number:	5843807
Patent Number:	5828125
Patent Number:	5783464
Patent Number:	5945732
Patent Number:	5895232
Patent Number:	6049123

PATENT REEL: 030962 FRAME: 0143

	6025642	
Patent Number:	5960539	
Patent Number:	6190939	
Patent Number:	6282210	
Patent Number:	6310392	
Patent Number:	6205654	
Patent Number:	6288907	
Patent Number:	6404662	

CORRESPONDENCE DATA

Fax Number:

5128538801

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone:

5128538800

Email:

dddeluca@intprop.com

Correspondent Name:

Dawn DeLuca

Address Line 1:

1120 South Capital of Texas Highway

Address Line 2:

Building 2, Suite 300

Address Line 4:

Austin, TEXAS 78746

ATTORNEY DOCKET NUMBER:	6757-38500
NAME OF SUBMITTER:	Dean M. Munyon
Signature:	/Dean M. Munyon/
Date:	04/17/2013

Total Attachments: 9

source=2 - Corrective Assignment.pdf#page1.tif

source=2 - Corrective Assignment.pdf#page2.tif

source=2 - Corrective Assignment.pdf#page3.tif

source=2 - Corrective Assignment.pdf#page4.tif

source=2 - Corrective Assignment.pdf#page5.tif

source=2 - Corrective Assignment.pdf#page6.tif

source=2 - Corrective Assignment.pdf#page7.tif

source=2 - Corrective Assignment.pdf#page8.tif

source=2 - Corrective Assignment.pdf#page9.tif

PATENT REEL: 030962 FRAME: 0144 11-02-2000

10150283	DS ONLY
TO: THE HONORABLE COMMISSIONER OF PATENTS document(s) or copy(ies).	S AND TRADEMARKS: Please record the attached original
SUBMISSION TYPE	CONVEYANCE TYPE Assignment Change of Name OCI 17 Security Agreement Merger Other:
CONVEYING PARTY(IES)	RECEIVING PARTY(IES):
Name (line 1): Staktek Corporation Name (line 2): Name (line 3): Execution Date: 09/27/00 Mark if additional names of conveying parties attached.	Name: Staktek Group L.P. Address: 8900 Shoal Creek City: Austin State: TX Zip: 78758 If document to be recorded is an assignment and the receiving party is not domiciled in the United States, an appointment of a domestic representative is attached. (Designation must be a separate document
	from Assignment.)
PAGES Enter the total number of pages of the attached conve	syance document, including any attachments.
APPLICATION NUMBER(S) OR PATENT NUMBER(S) De Enter either the Patent application number or the patent number Patent Application No(s).: See Exhibit 1.1 to attached assignment	☐ Mark if additional numbers attached. r (DO NOT ENTER BOTH numbers for the same property) Patent No(s):
If this document is being filed together with a new patent applic executing inventor:	eation, enter the date the application was signed by the first named
CORRESPONDENT NAME AND ADDRESS	
Name: J. Scott Denko Internal address: George & Donaldson, L.L.P. 114 West 7th Street 1100 Norwood Tower, Austin, Texa Street address: Same	s 78701
City: Austin State: Texas Zip: 78701	· · · · · · · · · · · · · · · · · · ·

PATENT

REEL: 030962 FRAME: 0145

PATENT COOPERATION	ON TRE	ATY (P	CT)	,	<i>;</i>	
Enter PCT application nun only if a U.S. application r has not been assigned.			PCT PCT	PCT PCT PCT	PCT PCT PCT	
NUMBER OF PROPER	TIES		,			
Enter the total number of p	properties	involve	ed: <u>Fifty-N</u>	line (59)		
FEE AMOUNT			For Amount for	Properties Listed (37 CFF	R 3.41): \$2,360.	00
Method of Payment:		Deposit	Account or payment by de	No.:	nal fees can be charged to the	`
To the best of my knowled original document. Charge J. Scott Denko Name of Person Signing	dge and b	selief, th	ount are authorize	mation is true and correct and as indicated herein. Local Date	and any attached copy is a tro	ue copy of the

PATENT REEL: 030962 FRAME: 0146

ASSIGNMENT OF INTANGIBLE PROPERTIES

Texas WKP

WHEREAS, Staktek Corporation, a Delaware corporation, having a principal place of business at 8900 Shoal Creek, Suite 125, Austin, Texas 78758, owns certain intellectual properties consisting of inventions, patents, and patent applications (enumerated on attached and incorporated Exhibit 1.1), and trademarks (enumerated on attached and incorporated Exhibit 1.2) and trade secrets and know-how (listed on attached and incorporated Exhibit 1.3) (the intellectual properties being collectively, "Staktek Intangibles");

Initials: WKP Date: 10/3/12

WHEREAS, Staktek Group L.P., a Texas limited partnership, desires to acquire and Staktek Corporation desires to assign to Staktek Group L.P., all of the Staktek Corporation rights in the Staktek Intangibles;

NOW, THEREFORE, Staktek Corporation, for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, does hereby ASSIGN to Staktek Group L.P., all its right, title and interest, subject to any third party licenses before the EFFECTIVE DATE, in the Staktek Intangibles, this assignment including, but not being limited to:

- 1. The ASSIGNED INVENTIONS enumerated on Exhibit 1.1 whether created by Staktek Corporation, its legal representatives or its assigns in the United States or any other country or place anywhere in the world;
 - The ASSIGNED PATENTS enumerated on Exhibit 1.1;
 - The ASSIGNED PATENT APPLICATIONS enumerated on Exhibit 1.1;
- 4. The ASSIGNED TRADEMARKS and ASSIGNED TRADEMARK REGISTRATIONS enumerated on Exhibit 1.2;
 - The ASSIGNED KNOW HOW listed on Exhibit 1.3;

PAGE 2/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

- 6. All rights of action on account of past, present, and future unauthorized use or infringement of said Staktek Intangibles including, but not limited to all rights to damages so accrued;
- 7. The right, where allowed by law, to file in the name of Staktek Group L.P. applications for patent and like protection for any Staktek Intangibles in any country or countries foreign to the United States;
- 8. All international rights or priorities associated with the Staktek Intangibles; and

9. As to all ASSIGNED TRADEMARKS, the right of inurement to Staktek Group L.P. of any prior use of any of said marks by Staktek Corporation.

This Assignment shall be binding upon and shall inure to the benefit of the successors, assigns, and legal representatives of the parties.

EXECUTED on the EFFECTIVE DATE indicated below:

Assignor: Staktek Corporation

Date: Sed . 27, 2000

James Cady, President

THE STATE OF TEXAS

8 8

COUNTY OF TRAVIS

A


This instrument was acknowledged by James Cady on this the 27th day of

September , 2000.

Notary Public in and for the State of

(Seal) Texas

My commission expires: Jan 6.2001



PAGE 3/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EXHIBIT 1.1 TO INTANGIBLES ASSIGNMENT

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
1.	Ultra High Density Integrated Circuit Packages Method and Apparatus	Burns	5,566,051 10/15/96	08/298,544 08/30/94
2.	Ultra High Density Integrated Circuit Packages Method	Burns	5,279,029 01/18/94	08/059,401 05/11/93
3,	Ultra High Density Modular Integrated Circuit Package	Burns	5,420,751 05/30/95	08/133,397 10/08/93
4,	Ultra High Density Integrated Circuit Package	Burns	5,543,664 08/06/96	08/375,747 01/20/95
5.	Ultra High Density Integrated Circuit Packages	Burns	5,550,711 08/27/96	08/436,902 05/08/95
6.	Ultra High Density Integrated Circuit Packages Method	Bums	5,367,766 11/29/94	08/043,196 04/05/93
7.	Ultra High Density Integrated Circuit Packages	Burns	5,446,620 08/29/95	08/133,395 10/08/93
8.	Ultra High Density Integrated Circuit Packages	Bums	6,025,642 02/15/00	08/937,200 09/22/97
9.	Ultra High Density Integrated Circuit Packages	Burns	6,049,123 04/11/00	08/935,380 09/22/97
10.	Ultra High Density Integrated Circuit Packages Method and Apparatus	Burns	5,337,077 12/27/94	08/168,354 12/17/93
11.	Method of Assembling Ultra High Density Integrated Circuit Packages	Вигля	5,475,920 12/19/95	08/206,311 03/04/94
12.	High Density Integrated Circuit Module with Snap-On Rail Assemblies	Burns	5,499,160 03/12/96	08/380,543 01/30/95
13.	Multi-Signal Rail Assembly with Impedance Control for a Three-Dimensional High Density Integrated Circuit Package	Burns	5,561,591 10/01/96	08/289,468 08/12/94

EXHIBIT 1.1 TO INTANGIBLES

PAGE 4/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

Page 1 of 5

* DURATION (mm-ss):09-12

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
14,	Lead-on-Chip Integrated Circuit Fabrication Method	Burns	5,221,642 06/22/93	07/746,268 08/15/91
15.	Lead-on-Chip Integrated Circuit Apparatus	Burns	5,448,450 09/05/95	07/7 8 3,737 10/28/91
16.	Lead-on-Chip Integrated Circuit Apparatus	Burns	5,528,075 06/18/96	08/375,874 01/20/95
17.	Lead-on-Chip Integrated Circuit Apparatus	Burns	5,654,877 08/05/97	08/516,848 08/18/95
18.	Hermetically Sealed Ceramic Integrated Circuit Heat Dissipating Package	Burns	5,572,065 11/05/96	08/328,338 10/24/94
19.	Hermetically Sealed Ceramic Integrated Circuit Heat Dissipating Package Fabrication Method	Burns	5,702,985 12/30/97	08/325,719 10/19/94
20.	Hermetically Sealed Integrated Circuit Lead-on Package Configuration	Burns	5,804,870 09/08/98	08/380,541 01/30/95
21.	Method of Forming a Hermetically Sealed Circuit Lead-on Package	Burns	5,783,464 07/21/98	08/798,556 02/11/97
22.	Simulcast Standard Multichip Memory Addressing System	Cady	5,371,866 12/06/94	07/891,609 06/01/92
23.	Simulcast Standard Multichip Memory Addressing System	Cady	RE 36,229 06/15/99	08/510,729 11/20/95
24.	Impact Solder Method and Apparatus	Roane	5,236,117 08/17/93	07/903,056 06/22/92
25.	High Density Lead-on-Package Fabrication Method and Apparatus	Burns	5,484,959 01/16/96	07/990,334 12/11/92
26.	High Density Lead-on-Package Fabrication Method	Burns	5,631,193 05/20/97	08/497,565 06/30/95

PAGE 5/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
27.	Apparatus and Method of Manufacturing a Surface Mount Package	Burns		09/222,263 12/28/98
28.	Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,369,056 11/29/94	08/037,830 03/29/93
29.	Warp-Resistant Ultra-Thin Integrated Circuit Package	Burns	5,581,121 12/03/96	08/280,968 07/27/94
30.	Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,864,175 01/26/99	08/644,491 05/10/96
31.	Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,369,058 11/29/94	08/206,301 03/04/94
32.	Ultra-High Density Warp-Resistant Memory Module	Burns	5,644,161 07/01/97	08/473,593 06/07/95
33.	Method of Manufacturing an Ultra-High Density Warp-Resistant Memory Module	Burns /	5,843,807 12/01/98	08/686,985 07/25/96
34.	Ultra-High Density Warp-Resistant Memory Module	Burns	5,828,125 10/27/98	08/ 758,839 12/02/96
35.	Three-Dimensional Warp-Resistant Integrated Circuit Module Method and Apparatus	Burns	5,801,437 09/01/98	08/514,294 08/11/95
36.	Three-Dimensional Warp-Resistant Integrated Circuit Module Method and Apparatus	Burns	5,895,232 04/20/99	08/888,850 07/07/97
37.	Capacitive Coupling Configuration for an Integrated Circuit Package	Roane	5,498,906 03/12/96	08/153,511 11/17/93
38.	Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,455,740 10/03/95	08/206,829 03/07/94
39	Bus Communication System for Stacked High Density Integrated Circuit Packages with Trifurcated Distal Lead Ends	Burns	5,479,318 12/26/95	08/440,500 05/12/95

PAGE 6/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

Page 3 of 5

	ASSIGNED INVENTIONS	First Named / Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
40.	Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,552,963 09/03/96	08/506,309 07/24/95
41.	Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,586,009 12/17/96	08/630,083 04/09/96
42.	Bus Communication System for Stacked High Density Integrated Circuit Packages with Bifurcated Distal Lead Ends	Burns	5,493,476 02/20/96	08/445,848 05/22/95
43.	Bus Communication System for Stacked High Density Integrated Circuit Packages Having an Intermediate Lead Frame	Burns	5,541,812 07/30/96	08/526,470 09/11/95
44.	Integrated Circuit Packages Having an Externally Mounted Lead Frame Having Bifurcated Distal Lead Ends	Burns	5,978,227 11/02/99	08/645,319 05/13/96
45.	Method of Manufacturing a Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,605,592 02/25/97	08/445,895 05/22/95
46.	High Density Integrated Circuit Module with Complex Electrical Interconnect Rails	Roane	5,592,364 01/07/97	08/377,578 01/24/95
47.	Method of Manufacturing a High Density Integrated Circuit Module Having Complex Electrical Interconnect Rails	Burns	5,588,205 12/31/96	08/523,201 09/05/95
48.	Integrated Circuit Package with Overlapped Die on a Common Lead Frame	Burns	5,585,668 12/17/96	08/601,880 02/15/96
49.	Method of Manufacturing an Integrated Circuit Package Having a Pair of Dic on a Common Lead Frame	Burns	5,615,475 04/01/97	08/517,485 08/21/95
50.	Method of Manufacturing a High Density Integrated Circuit Module with Complex Electrical Interconnect Rails Having Electrical Interconnect Strain Relief	Burns	5,778,522 07/14/98	08/650,721 05/20/96

Page 4 01 5

REEL: 030962 FRAME: 0152

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
51.	Method of Making High Density Integrated Circuit Module	Burns	5,960,539 10/05/99	09/021,744 02/11/98
52.	High Density Integrated Circuit Module with Complex Electrical Interconnect Rails Having Electrical Interconnect Strain Relief	Burns		09/343,432 06/30/99
53.	Apparatus and Method of Manufacturing a Warp- Resistant Thermally Conductive Integrated Circuit Package	Burns	5,945,732 08/31 / 99	08/815,537 03/12/97
54.	Apparatus and Method of Manufacturing a Warp- Resistant Thermally Conductive Integrated Circuit Package	Burns		09/115,293 07/14/98
55.	Apparatus and Method of Manufacturing a Hybrid Memory Module	Cady		09/075,424 05/08/98
56.	Rambus Stakpak	Cady		PCT/US98/27873 03/23/98
57.	Clock Driver with Instantaneously Selectable Phase and Method for Use in Data Communication Systems	Rapport		09/133,297 08/12/98
58.	Stacked Micro Ball Grid Array Packages	Burns	\ \	09/221,350 12/28/98
59.	Flexible Circuit Connector for Stacked Chip Module	Burns		09/406,015 09/24/99

Page 5 of 5

PAGE 8/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EXHIBIT 1.2 TO INTANGIBLES ASSIGNMENT

	ASSIGNED MARK	ASSIGNED TRADEMARK REGISTRATION (Registration Date)	Corresponding Application (Filing Date)
1.	STAKPAK	1,877,493 02/07/95	74/482,635 01/21/94
2.	Stylized "S"	1,790,187 08/31/93	74/276,327 05/15/92
3.	STAKTEK	1,987,882 07/23/96	74/515,812 04/19/94

Page | of 1

PAGE 9/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EXHIBIT 1.3 TO INTANGIBLES ASSIGNMENT

ASSIGNED KNOW HOW

1.	DRAM Testing
2.	Factory Automation
3.	Module (DIMM) Design
4.	Electronic Packaging
5.	Surface Mount Assembly
6.	Thermal Modeling

EXHIBIT 1.1 TO INTANGIBLES

Page Infi

RECORDED: 10/17/2000

PAGE 10/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EF 062176968 US

11-02-200	00
10159283	点。在1887年间,1880年,1888年第20日,1880年间,1880年间,1880年间,1880年间,1880年间,1880年间,1880年间,1880年间,
TO: THE HONORABLE COMMISSIONER OF PATENT document(s) or copy(ies).	S AND TRADEMARKS: Please record the attached original
SUBMISSION TYPE / / - / 7 - 00 New	CONVEYANCE TYPE Assignment Change of Name Coll 17 Security Agreement Merger Other:
CONVEYING PARTY(IES) Name (line 1): Staktek Corporation	RECEIVING PARTY(IES); Name: Staktek Group L.P.
Name (line 2): Name (line 3): Execution Data: 09/27/00	Address: 8900 Shoel Creek City: Austin State: TX Zip: 78758
Mark if additional names of conveying parties attached.	☐ If document to be recorded is an assignment and the receiving party is not domiciled in the United States, an appointment of a domestic representative is attached. (Designation must be a separate document from Assignment.)
PAGES Enter the total number of pages of the attached conv APPLICATION NUMBER(S) OR PATENT NUMBER(S) Enter either the Patent application number or the patent numb Patent Application No(s).: See Exhibit 1,1 to stacked assignment	☐ Mark if additional numbers attached.
	leation, enter the date the application was signed by the first named
CORRESPONDENT NAME AND ADDRESS	
Name: 1. Scott Denko	And all designed in the control of t
Internal address: George & Donaldson, L.L.P. 114 West 7th Street 1100 Norwood Tower, Austin, Tex	ns 78701

PAGE 11/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PT0FAX-002/6 * DNIS:2709857 * CSID:5128538801

PATENT COOPERAT	ION TR	EATY (F	CT)	·			
Enter PCT application nonly if a U.S. application has not been assigned.			PCTPCT	PCT PCT PCT	and the second s	PCT PCT	
nas not occur assigned.							
NUMBER OF PROPE	RTIES						
Enter the total number of	f propert	es involv	ed: Fift	-Nine (59)			
FEE AMOUNT	<u> </u>		For Amount	for Properties Listed	(37 CFR 3.41):	\$2,360.0	Q
Method of Payment:	X	Enclos	ed (included in	the check covering	the filing fee), or		·
		Deposi (Enter	t Account for payment by	deposit account or it	fadditional fees ca	n be charged to the	account.)
			Debit Accou	nt No.:	·		
		X	Authorized to No. 0254-07	o charge additional fe B.	es to Deposit Acc	ount.No. 501031, u	nder Order
STATEMENT AND S	GNATE	RE		` `	andreamy participation of the second		
To the best of my know original document. Che	ledge and arges to d	l belief, the	ne foregoing inf	ized, as indicated lie	TOHI.	ached copy is a tru	e copy of the
J. Scott Denko Name of Person Signin	<u> </u>	Signal	ure	Date Date	ot, 17, 200	<u>U</u>	

___PAGE 12/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

ASSIGNMENT OF INTANGIBLE PROPERTIES

WHEREAS, Staktek Corporation, a Delaware corporation, having a principal place of business at 8900 Shoal Creek, Suite 125, Austin, Texas 78758, owns certain intellectual properties consisting of inventions, patents, and patent applications (enumerated on attached and incorporated Exhibit 1.1), and trademarks (enumerated on attached and incorporated Exhibit 1.2) and trade secrets and know-how (listed on attached and incorporated Exhibit 1.3) (the intellectual properties being collectively, "Staktek Intangibles");

WHEREAS, Staktek Group L.P., a Texas limited partnership, desires to acquire and Staktek Corporation desires to assign to Staktek Group L.P., all of the Staktek Corporation rights in the Staktek Intangibles;

NOW, THEREFORE, Staktek Corporation, for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, does hereby ASSIGN to Staktek Group L.P., all its right, title and interest, subject to any third party licenses before the EFFECTIVE DATE, in the Staktek Intangibles, this assignment including, but not being limited to:

- 1. The ASSIGNED INVENTIONS enumerated on Exhibit 1.1 whether created by Staktek Corporation, its legal representatives or its assigns in the United States or any other country or place anywhere in the world;
 - The ASSIGNED PATENTS enumerated on Exhibit 1.1;
 - The ASSIGNED PATENT APPLICATIONS enumerated on Exhibit 1.1;
- 4. The ASSIGNED TRADEMARKS and ASSIGNED TRADEMARK REGISTRATIONS enumerated on Exhibit 1.2;
 - The ASSIGNED KNOW HOW listed on Exhibit 1.3;
- 6. All rights of action on account of past, present, and future unauthorized use or infringement of said Staktek Intangibles including, but not limited to all rights to damages so accrued;
- 7. The right, where allowed by law, to file in the name of Staktek Group L.P. applications for patent and like protection for any Staktek Intangibles in any country or countries foreign to the United States;
- 8. All international rights or priorities associated with the Staktek Intangibles; and

As to all ASSIGNED TRADEMARKS, the right of inurement to Staktek Group L.P. of any prior use of any of said marks by Staktek Corporation.

This Assignment shall be binding upon and shall inure to the benefit of the successors, assigns, and legal representatives of the parties.

EXECUTED on the EFFECTIVE DATE indicated below:

Assignor: Staktek Corporation

THE STATE OF TEXAS


COUNTY OF TRAVIS

This instrument was acknowledged by James Cady on this the art day of

September

(Seal) Texas

My commission expires: Jan 6, 2001



PAGE 14/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EXHIBIT 1.1 TO INTANGIBLES ASSIGNMENT

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
1.	Ultra High Density Integrated Circuit Packages Method and Apparatus	Burns	5,566,051 10/15/96	08/298,544 08/30/94
2.	Ultra High Density Integrated Circuit Packages Method	Burns	5,279,029 01/18/94	08/059,401 05/11/93
3,	Ultra High Density Modular Integrated Circuit Package	Burns	5,420,751 05/30/95	08/133,397 10/08/93
4.	Ultra High Density Integrated Circuit Package	Burns	5,543,664 08/06/96	08/375,747 01/20/95
5.	Ultra High Density Integrated Circuit Packages	Burns	5,550,711 08/27/96	08/436,902 05/08/95
6.	Ultra High Density Integrated Circuit Packages Method	Burns	5,367,766 11/29/94	08/043,196 04/05/93
7.	Ultra High Density Integrated Circuit Packages	Burns	5,446,620 08/29/95	08/133,395 10/08/93
8.	Ultra High Density Integrated Circuit Packages	Burns	6,025,642 02/15/00	08/937,200 09/22/97
9.	Ultra High Density Integrated Circuit Packages	Burns	6,049,123 04/11/00	08/935,380 09/22/97
10.	Ultra High Density Integrated Circuit Packages Method and Apparatus	Burns	5,337,077 12/27/94	08/168,354 12/17/93
11.	Method of Assembling Ultra High Density Integrated Circuit Packages	Burns	5,475,920 12/19/95	08/206,311 03/04/94
12.	High Density Integrated Circuit Module with Snap-On Rail Assemblies	Burns	5,499,160 03/12/96	08/380,543 01/30/95
13	Multi-Signal Rail Assembly with Impedance Control for a Three-Dimensional High Density Integrated Circuit Package	Burns	5,561,591 10/01/96	08/289,468 08/12/94

EXHIBIT 1.1 TO INTANGIBLES

Page 1 of 5

PAGE 15/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801 ** DURATION (mm-ss):09-12

ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
14. Lead-on-Chip Integrated Circuit Fabrication Method	Burns	5,221,642 06/22/93	07/746,268 08/15/91
15. Lead-on-Chip Integrated Circuit Apparatus	Burns	5,448,450 09/05/95	07/783,737 10/28/91
6. Lead-on-Chip Integrated Circuit Apparatus	Burns	5,52 8 ,075 06/18/96	08/375,874 01/20/95
17. Lead-on-Chip Integrated Circuit Apparatus	Burns	5,654,877 08/05/97	08/516,848 08/18/95
18. Hermetically Sealed Ceramic Integrated Circuit Heat Dissipating Package	Burns	5,572,065 11/05/96	08/328,338 10/24/94
19. Hermetically Sealed Ceramic Integrated Circuit Heat Dissipating Package Fabrication Method	Burns	5,702,985 12/30/97	08/325,719 10/19/94
20. Hermetically Sealed Integrated Circuit Lead-on Package Configuration	Burns	5,804,870 09/08/98	08/380,541 01/30/95
21. Method of Forming a Hermetically Sealed Circuit Lead-on Package	Bums	5,783,464 07/21/98	08/798,556 02/11/97
22. Simulcast Standard Multichip Memory Addressing System	Cady	5,371,866 12/06/94	07/891,609 06/01/92
23. Simulcast Standard Multichip Memory Addressing System	Cady	RE 36,229 06/15/99	08/510,729 11/20/95
24. Impact Solder Method and Apparatus	Roane	5,236,117 08/17/93	07/903,056 06/22/92
25. High Density Lead-on-Package Fabrication Method and Apparatus	Burns	5,484,959 01/16/96	07/990,334 12/11/92
26. High Density Lead-on-Package Fabrication Method	Burns	5,631,193 05/20/97	08/497,565 06/30/95

PAGE 16/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PT0FAX-002/6 * DNIS:2709857 * CSID:5128538801

Page 2 of 5

ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
27. Apparatus and Method of Manufacturing a Surface Mount Package	Burns		09/222,263 12/28/98
28. Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,369,056 11/29/94	08/037,830 03/29/93
29. Warp-Resistant Ultra-Thin Integrated Circuit Package	Burns	5,581,121 12/03/96	08/280,968 07/27/94
30. Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,864,175 01/26/99	08/644,491 05/10/96
31. Warp-Resistant Ultra-Thin Integrated Circuit Package Fabrication Method	Burns	5,369,058 11/29/94	08/206,301 03/04/94
32. Ultra-High Density Warp-Resistant Memory Module	Burns	5,644,161 07/01/97	08/473,593 06/07/95
33. Method of Manufacturing an Ultra-High Density Warp-Resistant Memory Module	Burns	5,843,807 12/01/98	08/686,9 8 5 07/25/96
34. Ultra-High Density Warp-Resistant Memory Module	Burns	5,828,125 10/27/98	08/758,839 12/02/96
35. Three-Dimensional Warp-Resistant Integrated Circuit Module Method and Apparatus	Burns	5,801,437 09/01/98	08/514,294 08/11/95
36. Three-Dimensional Warp-Resistant Integrated Circuit Module Method and Apparatus	Burns	5,895,232 04/20/99	08/888,850 07/07/97
37. Capacitive Coupling Configuration for an Integrated Circuit Package	Roane	5,498,906 03/12/96	08/153,511 11/17/93
38. Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,455,740 10/03/95	08/206,829 03/07/94
39. Bus Communication System for Stacked High Density Integrated Circuit Packages with Trifurcated Distal Lead Ends	Burns	5,479,318 12/26/95	08/440,500 05/12/95

Page 3 of 5

EXHIBIT 1.1 TO INTANGIBLES

PAGE 17/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
40.	Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,552,9 6 3 09/03/96	08/506,309 07/24/95
41.	Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,586,009 12/17/96	08/630,083 04/09/96
42.	Bus Communication System for Stacked High Density Integrated Circuit Packages with Bifurcated Distal Lead Ends	Burns	5,493,476 02/20/96	08/445,848 05/22/95
43.	Bus Communication System for Stacked High Density Integrated Circuit Packages Having an Intermediate Lead Frame	Burns	5,541,812 07/30/96	08/526,470 09/11/95
44.	Integrated Circuit Packages Having an Externally Mounted Lead Frame Having Bifurcated Distal Lead Ends	Burns	5,978,227 11/02/99	08/645,319 05/13/96
45.	Method of Manufacturing a Bus Communication System for Stacked High Density Integrated Circuit Packages	Burns	5,605,592 02/25/97	08/445,895 05/22/95
46.	High Density Integrated Circuit Module with Complex Electrical Interconnect Rails	Roane	5,592,364 01/07/97	08/377,578 01/24/95
47.	Method of Manufacturing a High Density Integrated Circuit Module Having Complex Electrical Interconnect Rails	Burns	5,588,205 12/31/96	08/523,201 09/05/95
48.	Integrated Circuit Package with Overlapped Die on a Common Lead Frame	Burns	5,585,668 12/17/96	08/601,880 02/15/96
49.	Method of Manufacturing an Integrated Circuit Package Having a Pair of Die on a Common Lead Frame	Burns	5,615,475 04/01/97	08/517,485 08/21/95
50.	Method of Manufacturing a High Density Integrated Circuit Module with Complex Electrical Interconnect Rails Having Electrical Interconnect Strain Relief	Burns	5,778,522 07/14/98	08/650,721 05/20/96

PAGE 18/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

	ASSIGNED INVENTIONS	First Named Inventors	ASSIGNED PATENTS (Issue Date)	ASSIGNED PATENT APPS (Filing Date)
51.	Method of Making High Density Integrated Circuit Module	Burns	5,960,539 10/05/99	09/021,744 02/11/98
52.	High Density Integrated Circuit Module with Complex Electrical Interconnect Rails Having Electrical Interconnect Strain Relief	Burns	<u> </u>	09/343,432 06/30/99
53.	Apparatus and Method of Manufacturing a Warp- Resistant Thermally Conductive Integrated Circuit Package	Burns	5,945,732 08/31/99	08/815,537 03/12/97
54.	Apparatus and Method of Manufacturing a Warp- Resistant Thermally Conductive Integrated Circuit Package	Burns		09/115,293 07/14/98
55.	Apparatus and Method of Manufacturing a Hybrid Memory Module	Cady		09/075,424 05/08/98
56.	Rambus Stakpak	Cady	,	PCT/US98/27873 03/23/98
57.	Clock Driver with Instantaneously Selectable Phase and Method for Use in Data Communication Systems	Rapport		09/133,297 08/12/98
58.	Stacked Micro Ball Grid Array Packages	Burns		09/221,350 12/28/98
59.	Flexible Circuit Connector for Stacked Chip Module	Burns		09/406,015 09/24/99

Page 5 of 5

PAGE 19/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

EXHIBIT 1.2 TO INTANGIBLES ASSIGNMENT

ASSIGNED MARK	ASSIGNED TRADEMARK REGISTRATION (Registration Date)	Corresponding Application (Filing Date)
1. STAKPAK	1,877,493 02/07/95	74/482,635 01/21/94
2. Stylized "S"	1,790,187 08/31/93	74/276,327 05/15/92
3. STAKTEK	1,987,882 07/23/96	74/515,812 04/19/94

EXHIBIT 1.1 TO INTANGIBLES

PAGE 20/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PT0FAX-002/6 * DNIS:2709857 * CSID:5128538801

Page 1 of I

* DURATION (mm-ss):09-12

EXHIBIT 1.3 TO INTANGIBLES ASSIGNMENT

ASSIGNED KNOW HOW

1.	DRAM Testing
2.	Factory Automation
3.	Module (DIMM) Design
4.	Electronic Packaging
5.	Surface Mount Assembly
6.	Thermal Modeling

EXHIBIT 1.1 TO INTANGIBLES

Page 1 of 1

RECORDED: 10/17/2000

PAGE 21/22 * RCVD AT 6/27/2013 8:07:40 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/6 * DNIS:2709857 * CSID:5128538801

* DURATION (mm-ss):09-12

PATENT

REEL: 030962 FRAME: 0166

RECORDED: 06/27/2013