RECORDATION FORM COVER SHEET PATENTS ONLY

Atty Ref/Docket No.: 303.000022 Patent and Trademark Office

To the Director of the U.S. Patent and Trademark Office: Plea	
1. Name of conveying party(ies):	2. Name and address of receiving party(ies):
Intel Corporation	Name: Numonyx B.V.
Additional name(s) of conveying party(ies) attached?	Street Address: A-1 Business Centre, Z.A. Vers la Piece Rte.
[]Yes [X]No	City: De l'Etraz, Rolle, 1180 Country: Switzerland
3. Nature of conveyance:	Additional name(s) & address(es) attached? []Yes
[X] Assignment [] Merger [] Security Agreement[] Change of Name [] Other	[X]No
Execution Date: March 25, 2008	
4. Application number(s) or patent number(s): If this document is being filed together with a new application	n, the execution date of the application is:
A. Patent Application No.(s)	B. Patent No.(s)
Serial No. 08/046,109	6,125,412
Additional numbers attached? []Yes [X]No	6. Total number of applications and patents involved: 1
5. Name and address of party to whom correspondence concerning document should be mailed:	7. Total fee (37 CFR 3.41):\$ <u>40.00</u>
Name: Mark V. Muller Address: Schwegman, Lundberg & Woessner, P.A. P.O. Box 2938 Minneapolis, MN 554020938	 []Enclosed [X]Authorized to be charged to deposit account 19-0743 8. Please charge any additional fees or credit any over payments to our Deposit Account No.: 19-0743
DO NOT USE	THIS SPACE
9. Statement and signature. To the best of my knowledge and belief, the foregoing inform of the original document.	nation is true and correct and any attached copy is a true copy
Mark V. Muller/Reg. No. 37,509 Name of Person Signing	Signature Date
Tota	d number of pages including cover sheet: 54
Mail documents to be recorded with required cover sheet info	ormation to:

Mail Stop Assignment Recordation Services P.O. Box 1450

Alexandria, VA 22313-1450

<u>ASSIGNMENT</u>

For good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, Intel Corporation, a Delaware Corporation, having an address of 2200 Mission College Boulevard, Santa Clara, CA 95052, U.S.A. ("Assignor"), hereby sells, assigns, transfers and conveys to Numonyx B.V., Acting Through Its Swiss Branch, having an address of A-1 Business Centre, Z.A. Vers la Piece, Rte de l'Etraz, 1180 Rolle, Switzerland ("Assignee"), its successors, assigns and legal representatives, Assignor's entire right, title and interest in and to the U.S. Patents and U.S. Patent Applications listed on Schedule A, and any and all causes of action for past, present, and future infringement of any of said Letters Patents, subject to prior encumbrances,

each and every of the foregoing rights, titles and interests herein assigned to be held and enjoyed by Assignee, its successors, assigns and legal representatives, as fully and entirely as the same would have been held and enjoyed by Assignor had this Assignment not been made.

IN TESTIMONY WHEREOF, Assignor and Assignee having caused this Assignment to be duly executed in their respective names and behalves by affixing their hands thereto by their respective designated officer, director, or agent, whose names and titles appear below.

Executed a ANTA CLARA, C	14, this 25th day of MARCH, 2008
Signature: Ou Klaftz	Signature:
Name: Cary Stafter	Name:
VICE PRESIDENT, LEGAL THE CORPORATE SECRETARY	(Numonyx B,V.)
I & CORPORINE SECRETARY	

Not for recording

CALIFORNIA ALL-PURPOSE ACK	NOWLEDGMENT
State of California County of ANTA CLACA On MARCH 25,2008 before me, ANA personally appeared CARY T. KLAF	Here Insert Name and Tate of the Officer Name(s) of Signer(s)
ANN CUNNINGHAM Commission # 1759138 Notary Public - Colifornia Santa Clara County MyComm. Balles As 28, 2011	who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) (s) are subscribed to the within instrument and acknowledged to me that he
	of the State of California that the foregoing paragraph is true and correct. WITNESS my hand and official seal.
Place Notary Seal Above	Signature Signature of Notary Public
Though the information below is not required by law, if	TONAL may prove valuable to persons relying on the document eattachment of this form to another document.
Description of Attached Document	
Title or Type of Document: HSSIGNMENT	
Document Date: MARCH 25, 2008	
Signer(s) Other Than Named Above: Number	IVX B.V.
Capacity(ies) Claimed by Signer(s) Signer's Name: CARY T. KLAFAR Individual Corporate Officer — Title(s): CORP. SERVETARI Attorney in Fact Trustee Guardian or Conservator Other:	Partner — Chapted General Attorney in Fact Trustee Guardian or Conservator Other:
Signer Is Representing:/	Signer is Representing:

©2007 National Notary Association • 9350 De Soto Ave., P.O. Box 2402 • Chatsworth, CA 91313-2402 • www.NationalNotary.org Item #5907 Reorder: Call Toll-Free 1-800-876-6827

PATENT

REEL: 032399 FRAME: 0637

SO	US 5,202,291	07/883,067	HIGH CF4-FLOW REACTIVE ION ETCH FOR ALUMINUM PATTERNING
SU	5,216,843	07/950,812	POLISHING PAD CONDITIONING APPARATUS FOR WAFER PLANARIZATION PROCESS
SU	5,218,636	07/665,970	DIAL PULSE DIGIT DETECTOR
SU	5,219,791	07/712,119	TEOS INTERMETAL DIELECTRIC PRECLEAN FOR VIA FORMATION
S	5,222,244	07/630,497	METHOD OF MODIFYING A MICROINSTRUCTION WITH OPERANDS SPECIFIED BY AN INSTRUCTION HELD IN AN ALIAS REGISTER
US	5,232,871	07/869,227	METHOD FOR FORMING A TITANIUM NITRIDE BARRIER LAYER
S	5,237,202	07/803,724	LEAD FRAME AND SEMICONDUCTOR DEVICE USING SAME
S	5,237,535	07/773,228	METHOD OF REPAIRING OVERERASED CELLS IN A FLASH MEMORY
S	5,242,864	07/893,765	POLYMIDE PROCESS FOR PROTECTING INTEGRATED PRODUCTS
S	5,244,843	07/809,971	NOVEL PROCESS FOR FORMING A THIN OXIDE LAYER
SU	5,256,230	07/816,635	METHOD AND APPARATUS FOR TESTING THE CONTINUITY OF STATIC RANDOM ACCESS MEMORY CELLS
SU	5,255,378	07/981,943	METHOD OF TRANSFERRING BURST DATA IN A MICROPROCESSOR
	5,256,994 5,265,050	07/948,215	
;	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		SEMICONDUCTOR MEMORY
S	5,267,213	07/861,093	BIAS CIRCUITRY FOR CONTENT ADDRESSABLE MEMORY CELLS OF A FLOATING GATE NONVOLATILE MEMORY
S	5,270,264	07/917,465	PROCESS FOR FILLING SUBMICRON SPACES WITH DIELECTRIC
SUS	5,274,277	07/938,934	HIGH SPEED OR CIRCUIT CONFIGURATION
SU	5,274,678	07/815,819	OUTPUT LINE CLOCK SWITCHING APPARATUS AND METHOD FOR COMPUTER SYSTEMS

FUNCTION REGISTERS

Schedule A

MICROCONTROLLER PERIPHERAL EXPANSION BUS FOR ACCESS TO INTERNAL SPECIAL	07/984,280	5,317,750	SU
GATE/SOURCE DISTURB PROTECTION FOR SIXTEEN-BIT FLASH EEPROM MEMORY ARRAYS	07/901,110	5,317,535	S
HIGH BANDWIDTH OUTPUT HIERARCHICAL MEMORY STORE INCLUDING A CACHE, FETCH BUFFER AND ROM	07/630,534	5,313,605	S
PROTECTED ERASE VOLTAGE DISCHARGE TRANSISTOR IN A NONVOLATILE SEMICONDUCTOR MEMORY	07/971,074	5,309,012	SU
MULTI-STAGED CHARGE-PUMP WITH STAGGERED CLOCK PHASES FOR PROVIDING HIGH CURRENT CAPABILITY	07/896,195	5,301,097	S
BUFFER CIRCUITRY FOR TRANSFERRING SIGNALS FROM TTL CIRCUITRY TO DUAL RANGE CMOS CIRCUITRY	07/813,148	5,298,807	S
PROCESS FOR ETCHING SILICON DIOXIDE LAYER WITHOUT MICRO MASKING EFFECT	07/897,768	5,296,094	S
HIGH SPEED, LOW POWER OUTPUT CIRCUIT WITH TEMPERATURE COMPENSATED NOISE	07/881,843	5,291,071	SU
THIN, HIGH LEAD COUNT PACKAGE LEAD FRAME AND SEMICONDUCTOR DEVICE USING SAME	08/011,944 07/984,841	5,290,735 5,291,060	S S
HIGH-SPEED BIAS-STABILIZED CURRENT MIRROR REFERENCING CIRCUIT FOR NON-VOLATILE MEMORIES	07/901,395	5,289,412	SU
SINGLE STEP SALICIDATION PROCESS ASYMMETRIC FLOATING GATE OVERLAP FOR IMPROVED DEVICE CHARACTERISTICS IN BURIED BIT-LINE DEVICES	07/951,945 07/744,969	5,286,678 5,289,026	US CS
LOGIC SUPPORT CHIP FOR AT-TYPE COMPUTER WITH IMPROVED BUS ARCHITECTURE	07/902,317	5,280,590	S
HIGH THROUGHPUT INTERLEVEL DIELECTRIC GAP FILLING PROCESS	07/722,861	5,279,865	S
SAWC PHASE DETECTION METHOD AND APPARATUS DATA CACHE MANAGEMENT SYSTEM WITH TEST MODE USING INDEX REGISTERS AND CAS DISABLE AND POSTED WRITE DISABLE	07/971,689 07/544,821	5,276,704 5,276,833	US US
APPARATUS UTILIZING DUAL COMPARE LOGIC FOR SELF CHECKING OF FUNCTIONAL REDUNDANCY CHECK (FRC) LOGIC	07/830,209	5,276,690	US

APPARATUS FOR ENCODING SIGNALS USING A CONFIGURABLE TRANSFORM CIRCUIT	08/319,779	5,426,462	S
METHOD AND APPARATUS FOR A TWO PHASE BOOTSTRAP CHARGE PUMP	08/119,423	5,422,586	SU
A CIRCUIT INCLUDING A LATCHING UNIT FOR HOLDING INSTRUCTIONS DURING EXECUTION FOR RE-EXECUTION FOLLOWING EXCEPTION HANDLING	08/047,696	5,421,021	S
METHOD AND APPARATUS FOR IMPROVING DATA FAILURE RATE TESTING FOR MEMORY	07/969,465	5,416,782	SU
METHOD FOR TESTING ERASE CHARACTERISTICS OF A FLASH MEMORY ARRAY	08/277,369	5,412,793	S
DELAY LINE LOOP FOR ON-CHIP CLOCK SYNTHESIS WITH ZERO SKEW AND 50% DUTY	08/023,673	5,410,263	S
ANALOG CHROMA KEYING ON COLOR DATA OUTCALLING APPARATUS	08/154,955 08/024,402	5,398,075 5,404,400	S S
MICROPROCESSOR PROVIDING ENCODED INFORMATION ON BYTE ENABLE LINES INDICATING WHETHER READING CODE OR DATA, LOCATION OF CODE DATA ON DATA LINES, AND BIT WIDTH OF CODE DATA	08/133,771	5,379,443	S
DETECTING VALID DATA FROM A TWISTED PAIR MEDIUM	07/923,853	5,373,508	S
HIGH-RESOLUTION SYNCHRONOUS DELAY LINE ROUND ROBIN SCHEDULER USING A SCHEDULER CARRY OPERATION FOR ARBITRATION	08/036,219 07/998,555	5,365,128 5,367,679	US US
TRENCH ISOLATION WITH PLANAR TOPOGRAPHY AND METHOD OF FABRICATION	08/084,795	5,358,891	S
A METHOD FOR THE ANISOTROPIC ETCHING OF METAL FILMS IN THE FABRICATION OF INTERCONNECTS	07/941,412	5,350,484	SU
DRAM REFRESH CONTROLLER WITH IMPROVED BUS ARBITRATION SCHEME	07/981,329	5,345,577	SU
METHOD FOR WRITING TO A FLASH MEMORY ARRAY DURING ERASE SUSPEND INTERVALS	08/145,732	5,341,330	S
NOVEL SLURRIES FOR CHEMICAL MECHANICAL POLISHING	08/146,923	5,340,370	S
IMPROVED SYSTEM OF RESOLVING CONFLICTING DATA PROCESSING MEMORY ACCESS	07/954,743	5,339,442	S
ELECTRICALLY CONDUCTIVE INTERPOSER AND ARRAY PACKAGE CONCEPT FOR INTERCONNECTING TO A CIRCUIT BOARD	07/984,335	5,321,583	S

METHOD AND APPARATUS FOR CONDUCTING BUS TRANSACTIONS BETWEEN TWO CLOCK INDEPENDENT BUS AGENTS OF A COMPUTER SYSTEM	08/394,560	5,455,957	ŝ	
APPARATUS FOR IMPROVING THE PROGRAM AND ERASE PERFORMANCE OF A FLASH EEPROM MEMORY ARRAY	08/329,773	5,455,800	S	
METHOD AND APPARATUS FOR CONTROLLING THE OUTPUT CURRENT PROVIDED BY A CHARGE PUMP CIRCUIT	08/403,633	5,455,794	SU	
BRANCH LOOK AHEAD ADDER FOR USE IN AN INSTRUCTION PIPELINE SEQUENCER	08/141,685	5,454,089	S	
CLOCKING SCHEME FOR LATCHING OF A DOMINO OUTPUT	08/368,335	5,453,708	હ	
METHOD AND APPARATUS FOR DATA BUFFERING AND QUEUE MANAGEMENT OF DIGITAL MOTION VIDEO SIGNALS	08/357,544	5,450,544	S	
MICROPROCESSOR PLL CLOCK CIRCUIT WITH SELECTABLE DELAYED FEEDBACK	07/890,937	5,446,867	SS	
METHOD FOR CONTROLLING DATAFLOW BETWEEN A PLURALITY OF CIRCULAR BUFFERS	08/067,858	5,446,839	S	
ELECTRONIC PACKAGE THAT HAS A DIE COUPLED TO A LEAD FRAME BY A DIELECTRIC TAPE AND A HEAT SINK THAT PROVIDES BOTH AN ELECTRICAL AND A THERMAL PATH BETWEEN THE DIE AND THE LEAD FRAME	08/201,895	5,444,602		
RING TONE DETECTION FOR A TELEPHONE SYSTEM	08/226,678	5,442,694	SU	
PROCESSOR SPEED/TYPE INDEPENDENT BIOS TIMER METHOD AND APPARATUS FOR CONTROLLING THE OUTPUT CURRENT PROVIDED BY A CHARGE PUMP CIRCUIT	07/897,897 08/119,425	5,437,021 5,442,586	S S	
BINMOS DRIVER CIRCUIT WITH INTEGRATED VOLTAGE SUPPLY CONVERSION	08/242,790	5,436,585	S	
CMOS VOLTAGE REFERENCE CIRCUIT A THROTTLING CIRCUIT FOR A DATA TRANSFER SYSTEM	08/158,418 08/307,502	5,434,534 5,434,892	S S	
METHOD AND APPARATUS FOR A TWO PHASE BOOTSTRAP CHARGE PUMP	08/248,419	5,432,469	SU	
SINGLE STAGE SENSING APPARATUS FOR A CONTENT ADDRESSABLE MEMORY	08/212,350	5,428,565	S	

ENCODING AND DECODING VIDEO SIGNALS USING ADAPTIVE FILTER SWITCHING CRITERIA	08/268,270	5,488,570	SU
DRAIN BIAS MULTIPLEXING FOR MULTIPLE BIT FLASH CELL	08/252,684	5,485,422	S
A METHOD OF CONTROLLING CLEAN-UP OF A SOLID STATE MEMORY DISK STORING FLOATING SECTOR DATA	07/969,763	5,479,633	S
IMPROVED I/O CONNECTOR FOR ADD IN PRINTED CIRCUIT CARDS FOR COMPUTER	08/275,599	5,477,418	SU
ERROR MANAGEMENT FOR FLASH PROCESSES FOR FLASH EEPROM MEMORY ARRAYS	08/364,546	5,475,693	S
CACHE MEMORY UTILIZING PSEUDO STATIC FOUR TRANSISTOR MEMORY CELL	08/252,320	5,475,633	CS
METHOD OF MANAGING DEFECTS IN FLASH DISK MEMORIES	07/969,749	5,473,753	SU
TAB TAPE	08/167,531	5,473,190	SU
METHOD AND APPARATUS FOR CONDUCTING BUS TRANSACTIONS BETWEEN TWO CLOCK INDEPENDENT BUS AGENTS OF A COMPUTER SYSTEM USING A TRANSACTION BY TRANSACTION DETERMINISTIC REQUEST/RESPONSE PROTOCOL AND BURST TRANSFER	08/429,658	5,471,637	US
METHOD FOR LOCATING SECTOR DATA IN A MEMORY DISK BY EXAMINING A PLURALITY OF HEADERS NEAR AN INITIAL POINTER	07/969,780	5,471,604	S
CIRCUIT AND METHOD FOR DIGITAL TO ANALOG SIGNAL CONVERSION	08/129,899	5,469,164	S
CURRENT MIRROR DRIVE CIRCUIT WITH HIGH BREAKDOWN VOLTAGE	08/333,264	5,469,093	su
METHOD AND APPARATUS FOR MINIMIZING THE DATA TRANSFER FROM A MEMORY DURING A CACHE MISS	08/234,587	5,467,460	S
COMMAND INTERFACE BETWEEN USER COMMANDS AND A MEMORY DEVICE	08/185,449	5,463,757	SU
LOW IMPACT COLLISION DETECTION METHOD INSTRUCTION SETS USING BOUNDARY DETECTION	08/216,668 08/085,637	5,463,658 5,463,748	SO
MULTIPLE LAYER PROGRAMMABLE LAYOUT FOR VERSION IDENTIFICATION	08/285,495	6,459,355	S
RANDOM ACCESS MEMORY WITH DIGITAL SIGNALS RUNNING OVER THE SMALL SIGNAL REGION OF THE ARRAY	08/208,800	5,457,648	SU

DUAL ROW SELECTION USING MULTIPLEXED TRI-LEVEL DECODER	08/316,546	5,517,138	S
METHOD AND APPARATUS FOR AUTOMATICALLY CONFIGURING SYSTEM MEMORY ADDRESS SPACE OF A COMPUTER SYSTEM HAVING A MEMORY SUBSYSTEM WITH INDETERMINISTIC NUMBER OF MEMORY UNITS OF INDETERMINISTIC SIZES DURING SYSTEM RESET	08/412,607	5,513,331	C
NONVOLATILE MEMORY WITH BLOCKS AND CIRCUITRY FOR SELECTIVELY PROTECTING THE BLOCKS FROM MEMORY OPERATIONS	08/358,978	5,513,136	S
METHOD FOR SYNCHRONIZING CLOCKS UPON RESET DRIVER, COMPUTER IMPLEMENTED PROCESS AND COMPUTER SYSTEM FOR PROCESSING DATA USING LOADABLE MICROCODE RUNNING ON A PROGRAMMABLE PROCESSOR	08/272,879 08/152,348	5,510,740 5,511,195	ns Sn
METHOD OF ADAPTING PROCESSING PARAMETERS IN A CALL PROCESSING SYSTEM	08/289,315	5,506,885	SU
APPARATUS AND METHOD FOR MINIMIZING VERIFY TIME IN A SEMICONDUCTOR MEMORY BY CONSTANTLY CHARGING N-WELL CAPACITANCE	08/361,872	5,506,803	S
NONVOLATILE MEMORY WITH A PROGRAMMABLE OUTPUT OF SELECTABLE WIDTH AND A METHOD FOR CONTROLLING THE NONVOLATILE MEMORY TO SWITCH BETWEENDIFFERENT OUTPUT WIDTHS	08/032.686	5,504,875	S
LITHOGRAPHIC TECHNIQUE FOR PATTERNING A SEMICONDUCTOR DEVICE	08/046,477	5,503,959	S
SYNCHRONOUS ADDRESS LATCHING FOR MEMORY ARRAYS	08/253,842	5,497,355	SU
BIT MAP ADDRESSING SCHEMES FOR FLASH MEMORY	08/253,902	5,497,354	S
A LOW POWER VOLTAGE DETECTOR CIRCUIT INCLUDING A FLASH MEMORY CELL	08/326,689	5,495,453	S
GENERALLY DIAGONAL MAPPING OF ADDRESS SPACE FOR ROW/COLUMN ORGANIZER MEMORIES	08/130,023	5,490,264	SU
METHOD AND APPARATUS FOR PREVENTING OVER ERASURE OF FLASH EEPROM MEMORY DEVICES	08/267,472	5,490,109	SU
LOW CAPACITANCE CONTENT ADDRESSABLE MEMORY CELL	08/260,044	5,490,102	S
PARALLEL MULTISTAGE SYNCHRONIZATION METHOD AND APPARATUS	08/171,554	5,488,639	SU

50 PARALLEL FLEXIBLE TRANSMISSION CABLE	08/266,150	5,557,075	S
72 UTILIZING HIGH PERFORMANCE, LOW ESR AND LOW INDUCTANCE CAPACITORS TO IMPROVE TRANSIENT RESPONSE OF ON-BOARD VOLTAGE REGULATED PACKAGES	08/468,972	5,556,811	S
92 METHOD AND APPARATUS FOR CONTROLLING THE OUTPUT VOLTAGE PROVIDED BY A CHARGE PUMP CIRCUIT	08/491,792	5,553,030	S
CPU CLOCK CONTROL UNIT RUN LENGTH ENCODING SEQUENCE FOR VIDEO SIGNALS	08/176,944 08/329,524	5,546,568 5,552,832	S S
METHOD AND APPARATUS FOR UPDATING FILES OF A PLURALITY OF STORAGE DEVICES THROUGH PROPAGATION OF FILES OVER A NETWORK	08/542,039	5,546,539	S
TEST FLOW ASSURANCE USING MEMORY IMPRINTING CRITICAL PATH PREDICTION FOR DESIGN OF CIRCUITS DISPLAYING CALLER IDENTIFICATION INFORMATION IN A COMPUTER SYSTEM	08/312,831 08/174,729 08/268,265	5,538,141 5,544,071 5,546,447	S S S
APPARATUS AND METHOD FOR SELECTING A TAP RANGE IN A DIGITAL DELAY LINE	08/413,951	5,537,069	S
D9 METHOD AND APPARATUS FOR PROVIDING A CONTEXT SWITCH IN RESPONSE TO AN INTERRUPT IN A COMPUTER PROCESS	08/085,409	5,535,397	US
METHOD FOR ALLOCATING MEMORY IN A SOLID STATE MEMORY DISK	08/485,661	5,535,369	S
78 PROCESS, APPARATUS AND SYSTEM FOR SELECTING QUANTIZATION LEVELS FOR ENCODING VIDEO SIGNALS	08/234,978	5,532,940	S
99 METHOD AND CIRCUITRY FOR ENABLING AND PERMANENTLY DISABLING TEST MODE ACCESS IN A FLASH MEMORY DEVICE	08/175,599	5,526,311	SU
	08/325,879	5,525,913	S
79 SYSTEM HAVING MULTIPLE PHASE BOOSTED CHARGE PUMP WITH A PLURALITY OF STAGES	08/246,779	5,524,266	SU
	08/086,043	5,524,231	S
METHOD AND APPARATUS FOR COMPENSATING FOR SUBTHRESHOLD CURRENT IN A	08/403,407	5,517,452	S

LOW CURRENT REDUCED AREA PROGRAMMING VOLTAGE DETECTOR FOR FLASH MEMORY	08/607,521	5,594,360	S
METHOD AND APPARATUS FOR TESTING A MEMORY WHERE DATA IS PASSED THROUGH THE MEMORY FOR COMPARISON WITH DATA READ FROM THE MEMORY	08/576,705	5,592,425	Ç
DECODING VARIABLE LENGTH ENCODED SIGNALS METHOD AND APPARATUS FOR INITIALIZING A COMPUTER SYSTEM HAVING CENTRAL AND DISTRIBUTED ADDRESS DECODE MEMORY BUS RESOURCES	08/329,340 08/384,472	5,589,829 5,590,289	US US
METHOD AND APPARATUS FOR INITIATING COMMUNICATION VIA PAGING A MOBILE COMPUTING DEVICE	08/599,032	5,581,594	င်း
LOW POWER PROGRAMMABLE LOGIC ARRAYS METHOD AND APPARATUS FOR DYNAMICALLY ALLOCATING ACCESS TIME TO A RESOURCE SHARED BETWEEN A PERIPHERAL BUS AND A HOST BUS BY DYNAMICALLY CONTROLLING THE SIZE OF BURST DATA TRANSFERS ON THE PERIPHERAL BUS	08/515,248 08/389,078	5,576,636 5,579,530	US US
POWER SUPPLY CONFIGURED SENSING SCHEME FOR FLASH EEPROM	08/451,037	5,572,465	SU
ZERO STANDBY CURRENT POWER UP RESET CIRCUIT METHOD AND APPARATUS FOR ROUTING IN REDUCED SWITCH MATRICES TO PROVIDE ONE HUNDRED PERCENT COVERAGE	08/590,726 08/279,954	5,570,050 5,572,198	S
METHOD AND APPARATUS FOR ANALYZING DIGITAL VIDEO IMAGES BY MERGING DISPLACEMENT VECTORS	08/258,613	5,568,569	C®
SMART BATTERY PROVIDING BATTERY LIFE AND RECHARGE TIME PREDICTION	08/356,905	5,565,759	SU
PROCESS, APPARATUS AND SYSTEM FOR TRANSFORMING SIGNALS USING PSEUDO SIMD PROCESSING	08/234,976	5,559,722	e
SYSTEM FOR AUTOMATICALLY COMPRESSING AND DECOMPRESSING DATA FOR SENDER AND RECEIVERPROCESSES UPON DETERMINATIONOF A COMMON COMPRESSION/DECOMPRESSION METHOD UNDERSTOOD BY BOTH SENDER AND RECEIVER PROCESSES	07/961,475	5,557,749	S
ENCODING VIDEO SIGNALS USING SELECTIVE PRE FILTERING	08/332,583	5,557,330	S S

Schedule A

		US 5	CS 5	US S	US	US	US 5	US		US US	US 5	US 5	US 5
5,627,788 5,633,102	5,623,620 5,623,620	5,621,798	5,621,245	5,612,916 5,612,991	5,611,054	5,608,741	5,603,412	5,603,036	5,602,902	5,602,502 5,602,719	5,600,375	5,596,734	5,595,626
08/437,090	08/085,542	08/423,306	08/741,526	08/707,925 08/414,914	08/567,405	08/156,427	08/595,796	08/019,617	08/410,212	08/536,853 08/558,032	08/302,595	08/575,178	08/347,813
DIFFERENT SPEEDS MEMORY UNIT WITH BIT LINE DISCHARGER LITHOGRAPHY USING A NEW PHASE-SHIFTING RETICLE	SPECIAL TEST MODES SHARED RESOURCE IN A MEMORY DEVICE	METHOD AND APPARATUS FOR COOPERATIVE MESSAGING	APPARATUS FOR OPTIMIZING OPERATING PARAMETERS OF AN INTEGRATED CIRCUIT PACKAGE HAVING A VOLTAGE REGULATOR MOUNTED THEREON	MEMORY BYPASS MODE USE OF RSSI INDICATION FOR IMPROVED DATA TRANSMISSION OVER AMPS NETWORK	METHOD AND APPARATUS FOR DECODING AND RECODING OF ADDRESSES	FAST PARITY GENERATOR USING COMPLEMENT PASS-TRANSISTOR LOGIC	APPARATUS AND SEMICONDUCTOR COMPONENT FOR ASSURING TEST FLOW COMPLIANCE	POWER MANAGEMENT SYSTEM FOR COMPONENTS USED IN BATTERY POWERED APPLICATIONS	FOUR WIRE MODEM SIGNAL SWITCHING FOR VOICE AND DATA APPLICATIONS	CIRCUIT FOR DETECTING WHEN A SUPPLY OUTPUT VOLTAGE EXCEEDS A PREDETERMINED LEVEL NO HANDLE ZIP SOCKET	RENDERING AN INTER VERSES INTRA VIDEO ENCODING DECISION BASED UPON A VERTICAL GRADIENT MEASURE OF TARGET VIDEO FRAMES	METHOD AND APPARATUS FOR PROGRAMMING EMBEDDED MEMORIES OF A VARIETY OF INTEGRATED CIRCUITS USING THE IEEE TEST ACCESS PORT	METHOD AND APPARATUS FOR ENDPOINT DETECTION IN A CHEMICAL/MECHANICAL PROCESS FOR POLISHING A SUBSTRATE

METHODS AND APPARATUS FOR CORRELATING STUCK-AT FAULT TEST COVERAGE AND CURRENT LEAKAGE FAULT TEST COVERAGE	08/536,112	5,712,857	cs
PLA ARCHITECTURE HAVING IMPROVED CLOCK SIGNAL TO OUTPUT TIMING USING A TYPE-I DOMINO AND PLANE	08/579,095	5,712,578	CS
INSTRUCTION DEPENDENCY CHAIN INDENTIFIER	08/524,065	5,710,902	S
RANDOM NUMBER GENERATOR	08/648,553	5,706,218	S
VERTICALLY SCALING IMAGE SIGNALS USING DIGITAL DIFFERENTIAL ACCUMULATOR PROCESSING	08/253,737	5,694,149	S
MULTIPLE INTAKE DUCT MICROPROCESSOR COOLING SYSTEM	08/578,984	5,691,883	S
BRANCH PREDICTOR USING MULTIPLE PREDICTION HEURISTICS AND A HEURISTIC IDENTIFIER IN THE BRANCH INSTRUCTION	08/431,016	5,687,360	US
LOW POWER PULSE GENERATOR FOR SMART VOLTAGE FLASH EEPROM	08/764,666	5,671,179	S
SYSTEM UTILIZING MULTIPLE ADDRESS DECODE RESOURCES AND DECODER RECEIVEING ADDRESS DETERMINES ADDRESS CORRESPONDING TO RESOURCES BASED ON SELECT AND READY SIGNALS BY THAT PARTICULAR RESOURCE	08/545,374	5,668,949	S
A METHOD AND APPARATUS FOR REDIRECTING REGISTER ACCESS REQUESTS WHEREIN THE REGISTER SET IS SEPARATE FROM A CENTRAL PROCESSOR UNIT	08/710,572	5,666,556	SO
CIRCUIT BOARD RETENTION SYSTEM METHOD AND APPARATUS FOR PROVIDING PROCESSOR FIELD UPGRADABILITY TO A MOTHERBOARD	08/689,698 08/691,859	5,642,263 5,643,000	S S
METHOD AND APPARATUS TO IMPROVE LATENCY EXPERIENCED BY AN AGENT UNDER A ROUND ROBIN ARBITRATION SCHEME	08/528,914	5,640,519	US
METHOD AND APPARATUS FOR IMPROVING POWER UP TIME OF FLASH EEPROM MEMORY ARRAYS	08/458,805	5,640,083	SU
VOICE DETECTION	08/524,111	5,638,436	SU
HI-JACK HINGED CONNECTION ADAPTER FOR INPUT/OUTPUT CARDS	08/333,139	5,637,018	US
PROGRAMMABLE HIGH WATERMARK IN STACK FRAME CACHE USING SECOND REGION AS A STORAGE IF FIRST REGION IS FULL AND AN EVENT HAVING A PREDETERMINED MINIMUM PRIORITY	08/314,418	5,636,362	S

US 5,832,241	US 5,818,969	US 5,815,372	US 5,809,110 US 5,809,247	US 5,802,674 US 5,804,771	US 5,802,213	US 5,802,074	US 5,801,821	US 5,796,639	US 5,796,282	US 5,795,172	US 5,794,007	US 5,793,069	US 5,787,159 US 5,787,454	US 5,784,263	US 5,784,046
08/878,660	08/854,770	08/822,743	08/594,411 08/685,952	08/849,031 08/721,268	08/324,923	08/715,857	08/497,321	08/778,305	08/700,613	08/768,961	08/553,017	08/672,411	08/607,796 08/578,964	08/584,330	08/254,364
DATA CONSISTENCY ACROSS A BUS TRANSACTIONS THAT IMPOSE ORDERING CONSTRAINTS	INTELLIGENT START FOR MOTION ESTIMATION SEARCH	PACKAGING MULTIPLE DIES ON A BALL GRID ARRAY SUBSTRATE	TECHNIQUE OF CONTROLLING TELEPHONE CALLS METHOD AND APPARATUS FOR GUIDED TOURING OF INTERNET/INTRANET WEBSITES	FIBRE METERING ARRANGEMENT ORGANIC SUBSTRATE (PCB) SLIP PLANE "STRESS DEFLECTOR" FOR FLIP CHIP DEVICES	ASSEMBLIES ENCODING VIDEO SIGNALS USING LOCAL QUANTIZATION LEVELS	METHOD AND APPARATUS FOR THE NON-INVASIVE TESTING OF PRINTED CIRCUIT BOARD	PHOTOLITHOGRAPHY METHOD USING COHERENCE DISTANCE CONTROL	METHOD AND APPARATUS FOR VERIFYING THE INSTALLATION OF STRAPPING DEVICES ON A CIRCUIT BOARD ASSEMBLY	LATCHING MECHANISM FOR PULSED DOMINO LOGIC WITH INHERENT RACE MARGIN AND TIME BORROWING	PRODUCTION PRINTED CIRCUIT BOARD (PCB) EDGE CONNECTOR TEST CONNECTOR	SYSTEM AND METHOD FOR PROGRAMMING PROGRAMMABLE ELECTRONIC COMPONENTS USING BOARD-LEVEL AUTOMATED TEST EQUIPMENT	APPARATUS FOR PROTECTING GATE ELECTRODES OF TARGET TRANSISTORS IN A GATE ARRAY FROM GATE CHARGING BY EMPLOYING FREE TRANSISTORS IN THE GATE ARRAY	USE OF CALLER ID INFORMATION RECORDER BUFFER WITH INTERLEAVING MECHANISM FOR ACCESSING A MULTI-PORTED CIRCULAR MEMORY ARRAY	CONNECTOR WITH ATTACHABLE DAUGHTER CARD RETENTION SYSTEM	HORIZONTALLY SCALING IMAGE SIGNALS USING DIGITAL DIFFERENTIAL ACCUMULATOR

COMPUTER PACKAGE WITH A POLYGONAL SHAPED MOTHERBOARD	08/933,405	5,903,432	S
VARIABLE LOADING APPARATUS FOR OUTPUT LOADING OF INTEGRATED CIRCUITS	08/874,496	5,900,770	SU
ELECTRONIC CARTRIDGE WHICH ALLOWS DIFFERENTIAL THERMAL EXPANSION BETWEEN COMPONENTS OF THE CARTRIDGE	09/024,860	5,894,408	S
DEBUGGER FOR DEBUGGING TASKS IN AN OPERATING SYSTEM VIRTUAL DEVICE DRIVER	08/748,551	5,889,988	S
METHOD AND APPARATUS FOR DISTRIBUTION OF BROADCAST DATA	08/771,709	5,889,950	US
DELTA IDDQ TESTING LEAKAGE TRACKING DEVICE SAMPLE FOR IDDQ MEASUREMENT AND DEFECT RESOLUTION	08/670,545 08/721,685	5,889,408 5,889,409	ᅜ
PROCESS FOR FORMING AN INTEGRATED STRUCTURE COMPRISING A SELF-ALIGNED VIA/CONTACT AND INTERCONNECT	08/739,879	5,886,897	Ę
COMPARATOR UTILIZING REDUNDANCY METHOD AND APPARATUS FOR DETERMINING DIGITS DIALED USING A SELECTED ALGORITHM	08/682,108 08/828,000	5,881,076 5,881,146	ଞ୍ଜ
METHOD AND APPARATUS FOR CONTROLLING A CHARGE PUMP FOR RAPID INITIALIZATION	08/768,297	5,880,622	S
QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE SELECTING AN INTEGRATED CIRCUIT FROM DIFFERENT INTEGRATED CIRCUIT ARRAY CONFIGURATIONS	08/984,766 08/978,998	5,867,367 5,867,721	S
METHOD AND APPARATUS FOR ACCOMMODATING DIFFERENT ISSUE WIDTH IMPLEMENTATIONS OF VLIW ARCHITECTURES	08/530,076	5,848,288	∪ _s
APPARATUS AND METHOD FOR CONTROLLING THE TEMPERATURE OF AN INTEGRATED CIRCUIT UNDER TEST	08/668,045	5,847,366	S
MEMORY ARRAYS WITH INTEGRATED BIT LINE VOLTAGE STABILIZATION CIRCUITRY	08/907,754	5,844,852	S
ETCH PROCESS TO PRODUCE ROUNDED TOP CORNERS FOR SUB-MICRON SILICON TRENCH APPLICATIONS	08/775,573	5,843,846	US
OUT-OF-ORDER SUPERSCALAR MICROPROCESSOR WITH A RENAMING DEVICE THAT MAPS INSTRUCTIONS FROM MEMORY TO REGISTERS	08/774,659	5,838,941	US
SPECIAL TEST MODES FOR A PAGE BUFFER SHARED RESOURCE IN A MEMORY DEVICE	0&719,583	5,835,927	US

Schedule A

HTMU TEST HANDLER THROW MEASURING UNIT	09/020,661	5,948,960	S
APPARATUS AND METHOD FOR SELF-TIMED MARKING OF VARIABLE LENGTH INSTRUCTIONS HAVING LENGTH-AFFECTING PREFIX BYTES	08/997,462	5,948,096	US
A SYSTEM AND METHOD FOR ENSURING INTEGRITY OF AUDIO	08/738,086	5,946,396	S
PUMP SUPPLY SELF REGULATION FOR FLASH MEMORY CELL PAIR REFERENCE CIRCUIT	09/040,523	5,946,258	S
PHOTOLITHOGRAPHY METHOD USING COHERENCE DISTANCE CONTROL	08/962,138	5,946,079	S
METHOD AND APPARATUS FOR AUTOMATICALLY DETERMINING AND DYNAMICALLY UPDATING USER PREFERENCES IN AN ENTERTAINMENT SYSTEM	08/866,707	5,945,988	US
ALGORITHMIC ARRAY MAPPING TO DECREASE DEFECT SENSITIVITY OF MEMORY DEVICES	08/412,555	5,943,693	SU
METHOD FOR EXTRACTING A RESISTOR NETWORK FROM AN INTEGRATED CIRCUIT	08/679,197	5,943,487	S
EFFICIENT SELF-TIMED MARKING OF LENGTHY VARIABLE LENGTH INSTRUCTIONS	08/997,461	5,941,982	S
MULTI-LAYER ABSTRACTION BUCKET MECHANISM BRANCH INSTRUCTION HANDLING IN A SELF-TIMED MARKING SYSTEM	912,380 08/996,756	5,920,870 5,931,944	S S
A METHOD FOR CALIBRATING A DIGITAL CAMERA TO A PC MONITOR TO ENHANCE PICTURE QUALITY OF A PICTURE CAPTURED BY THE DIGITAL CAMERA AND DISPLAYED ON THE PC MONITOR	08/787,865	5,918,192	S
METHOD AND APPARATUS FOR DYNAMIC LOCATION AND CONTROL OF PROCESSSOR RESOURCES TO INCREASE RESOLUTION OF DATA DEPENDENCY STALLS	08/780,675	5,918,033	US
METHOD AND APPARATUS FOR CONVERTING A FIVE WIRE ARBITRATION/BUFFER MANAGEMENT PROTOCOL INTO A TWO WIRE PROTOCOL	08/775,807	5,918,025	S
RECESSED OR RAISED CHARACTERS ON A CERAMIC LID	08/835,228	5,917,239	S
KEY MANAGEMENT SYSTEM FOR DVD COPYRIGHT MANAGEMENT	08/740,976	5,915,018	SU
TELEPHONE NETWORK WITH NORMALLY OFF HOOK TELEPHONES	08/594,016	5,912,950	S
1.8 VOLT OUTPUT BUFFER ON FLASH MEMORIES CLADDING OF AN INTERCONNECT FOR IMPROVED ELECTROMIGRATION PERFORMANCE	08/834,032 08/673,277	5,903,500 5,909,635	US US

US US	S C	S	S CS	US	US	S	US	S S	S	SU	S	US US
5,982,684 5,987,504 5,987,552	5,978,873 5,978,909	5,978,263	5,973,957 5,978,224 5,978,228	5,970,147	5,966,544	5,966,020	5,965,937	5,964,513 5,964,870	5,963,970	5,961,728	5,959,445	5,949,651 5,951,667
09/086,330 08/801,508 09/013,774	08/936,857 08/979,579	08/895,613	08/931,247 09/179,125 08/777,604	08/938,491	08/746,547	08/741,053	08/990,856	09/085,779 08/934,964	08/770,958	08/874,388	09/002,174	09/179,016 08/778,192
PARALLEL ACCESS TESTING OF A MEMORY ARRAY METHOD AND APPARATUS FOR DELIVERING DATA COHERENT VARIABLE LENGTH READS FROM SYSTEM MEMORY	COMPUTER SYSTEM INCLUDING RIGHT ANGLE PROCESSOR AND ADD-ON CARD CONNECTORS SYSTEM FOR SPECULATIVE BRANCH TARGET PREDICTION HAVING A DYNAMIC PREDICTION HISTORY BUFFER AND A STATIC PREDICTION HISTORY BUFFER	NEGATIVE VOLTAGE SWITCH ARCHITECTURE FOR A NONVOLATILE MEMORY	SENSE AMPLIFIER COMPRISING A PREAMPLIFIER AND A DIFFERENTIAL INPUT LATCH FOR FLASH MEMORIES QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE APPARATUS FOR MOUNTING A VERY LARGE SCALE INTEGRATION (VLSI) CHIP TO A COMPUTER CHASSIS FOR COOLING	SYSTEM AND METHOD FOR CONFIGURING AND REGISTERING A CRYPTOGRAPHIC DEVICE	DATA SPECULATABLE PROCESSOR HAVING REPLY ARCHITECTURE	METHOD AND APPARATUS FOR FACILITATING DETECTION OF SOLDER OPENS OF SMT COMPONENTS	THERMAL INTERFACE ATTACH MECHANISM FOR ELECTRICAL PACKAGES	CHASSIS FOR ELECTRONIC COMPONENTS METHOD AND APPARATUS FOR USING FUNCTION CONTEXT TO IMPROVE BRANCH	METHOD AND APPARATUS FOR TRACKING ERASE CYCLES UTILIZING ACTIVE AND INACTIVE WEAR BAR BLOCKS HAVING FIRST AND SECOND COUNT FIELDS	METHOD AND APPARATUS FOR CLEANING A TEST PROBE	STATIC, HIGH-SENSITIVITY, FUSE-BASED STORAGE CELL	QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE METHOD AND APPARATUS FOR CONNECTING EXPANSION BUSES TO A PERIPHERAL COMPONENT INTERCONNECT BUS

MEMBRANE-ACTUATED CHARGE CONTROLLED MIRROR (CCM) PROJECTION DISPLAY	09/208,041	6,031,657	SU
BEAM-ADDRESSED MICROMIRROR DIRECT VIEW DISPLAY	09/179,933	6,031,656	SO
HOT SHEAR APPARATUS AND METHOD FOR REMOVING A SEMICONDUCTOR CHIP FROM AN EXISTING PACKAGE	09/001,021	6,029,730	S
CHASSIS FOR ELECTRONIC COMPONENTS CHARGE CONTROLLED MIRROR WITH IMPROVED FRAME TIME UTILIZATION AND METHOD OF ADDRESSING THE SAME	09/329,426 09/172,615	6,027,191 6,028,696	ะม
FLASH MEMORY INCLUDING A MODE REGISTER FOR INDICATING SYNCHRONOUS OR ASYNCHRONOUS MODE OF OPERATION	08/897,499	6,026,465	S
CHASSIS FOR ELECTRONIC COMPONENTS ARCHITECTURE AND METHOD FOR PROVIDING GUARANTEED ACCESS FOR A RETRYING BUS MASTER TO A DATA TRANSFER BRIDGE CONNECTING TWO BUSES IN A COMPUTER SYSTEM	09/329,425 08/201,817	6,024,426 6,026,455	C S
DEPENDENCIES PICKUP CHUCK WITH AN INTEGRAL HEATSINK METHOD AND APPARATUS FOR UPDATING A TIMER FROM MULTIPLE TIMING DOMAINS	09/000,981 09/105,479	6,019,166 6,021,505	S Sn
METHOD FOR USING STATIC SINGLE ASSIGNMENT TO COLOR OUT ARTIFICIAL REGISTER	08/831,739	6,016,398	S
METHOD OF MANAGING DEFECTS IN FLASH DISK MEMORIES	08/700,676	6,014,755	S
CPU-CYCLE STEALING FOR MULTI-TASKING OPERATING SYSTEM	08/935,742	6,012,082	S
METHOD AND APPARATUS FOR UPDATING FLASH MEMORY RESIDENT FIRMWARE THROUGH A STANDARD DISK DRIVE INTERFACE	09/189,000	6,009,497	S
BLOCKING HOST INPUT WHILE A REMOTE GUEST HAS INPUT CONTROL TO A HOST- EXECUTED SHARED APPLICATION	08/565,953	6,006,282	S
CORRECTING LENS DISTORTION METHOD FOR PERFORMING COMMON SUBEXPRESSION ELIMINATION ON A RACK-N STATIC SINGLE ASSIGNMENT LANGUAGE	09/110,805 08/829,856	6,002,525 6,002,879	S S
METHOD AND APPARATUS EMPLOYING A DYNAMIC ENCRYPTION INTERFACE BETWEEN A PROCESSOR AND A MEMORY	08/937,874	5,987,572	CS

CART FOR TRANSFERRING OBJECTS	09/105,191	6,102,647	US
REMOTELY MONITORING EXECUTION OF A PROGRAM SILICON WAFER WHEREIN SILICON WAFER TESTING RIG AND A METHOD FOR TESTING A SILICON WAFER WHEREIN THE SILICON WAFER IS BENT INTO A DOME SHAPE	09/069,527 09/087,753	6,094,530 6,100,709	US US
MEMORY TEST MODE FOR WORLDLINE RESISTIVE DEFECTS	09/030,522	6,085,341	S
INTEGRATED PROCESSOR SUBSTRATE PROTECTIVE ENCLOSURE FOR USE IN DESKTOP PC SYSTEMS	09/024,921	6,084,773	US
UNIQUE CHEMICAL MECHANICAL PLANARIZATION APPROACH WHICH UTILIZES MAGNETIC SLURRY FOR POLISH AND MAGNETIC FIELDS FOR PROCESS CONTROL	09/001,509	6,083,839	S
MERGING DUMMY STRUCTURE REPRESENTATIONS FOR IMPROVED DISTRIBUTION OF ARTIFACTS IN A SEMICONDUCTOR LAYER	08/941,599	6,081,272	US
MULTIVOLTAGE KEYED ELECTRICAL CONNECTOR	08/672,643	6,080,022	US S
SIGNAL KANSTION DETECTOR FOR ASYNCHRONOUS CIRCUITS	09/202 422	6,073,131	. 8
OSE OF ASSITUDIDATION FOR INFROVED DATA I RANSMISSION OVER AMFS NET VYORK	00020,129	0,070,000	: 8
	00/000 100	6 073 030	<u>.</u>
METHOD AND APPARATUS FOR PROVIDING REDUNDANCY IN NON-VOLATILE MEMORY	09/306,322	6,072,723	Ç,
METHOD AND APPARATUS FOR INTERACTIVE BUILT-IN-SELF-TESTING WITH USER-PROGRAMMABLE TEST PATTERNS	08/698,465	6,070,252	Cs
SCALABLE RECEIVER STRUCTURE FOR EFFICIENT BIT SEQUENCE DECODING	08/885,803	6,069,928	S
FAN DUCT MODULE	09/074,951	6,064,571	SU
QUANTUM MAGNETIC MEMORY	09/221,233	6,061,265	S
SMALL OUTLINE RAMBUS IN-LINE MEMORY MODULE	09/221,804	6,061,263	S
FREQUENCY SYNTHESIZER	09/064,276	6,060,917	S
APPARATUS FOR PERFORMING A USER REQUESTED RESET DURING ALGORITHM EXECUTION	08/778,015	6,055,614	S
MICROSCOPE WITH INFRARED IMAGING	09/364,142	6,055,095	S
LOW VOLTAGE PROGRAMMABLE COMPLEMENTARY INPUT STAGE SENSE AMPLIFIER	09/006,770	6,051,999	S
METHOD AND DEVICE FOR QUANTIZING THE INPUT TO SOFT DECODERS	09/103,683	6,047,035	US

UNIVERSAL PULSE SYNCHRONIZER APPARATUS FOR FAST LOGIC TRANSFER OF			
	09/226,924 09/374,798	6,172,538 6,172,540	S S
9,771 METHOD AND APPARATUS FOR DUAL MODE OUTPUT BUFFER IMPEDANCE COMPENSATION	09/299,771	6,166,563	CS
	09/106,857	6,163,838	S
5,927 MEMORY CARD WHICH IS THERMALLY CONTROLLED	09/225,927	6,163,474	S
	09/223,811	6,162,073	S
7,370 ANTI-THEFT MECHANISM FOR MOBILE COMPUTERS	08/927,370	6,151,678	S
	09/346,483	6,151,229	S
2,201 HIGH SPEED ANALOG COMPENSATED INPUT BUFFER	09/012,201	6,144,218	SU
9,084 SMALL OUTLINE MEMORY MODULE	09/499,084	6,137,709	US
0,812 BYPASSABLE AMPLIFIER	09/080,812	6,137,354	S
7,279 METHOD AND APPARATUS OF RESOLVING A DEADLOCK BY COLLAPSING WRITEBACKS TO A MEMORY	08/987,279	6,134,635	S
5,423 FAN DUCT MODULE	09/015,423	6,130,819	S
	08/087,140	6,127,696	S
6,109 A SYSTEM FOR PERFORMING INPUT AND OUTPUT OPERATIONS TO AND FROM A	08/046,109	6,125,412	S
7,131 METHOD FOR FORMING AN ASYMMETRIC FLOATING GATE OVERLAP FOR IMPROVED DEVICES	08/337,131	6,124,168	ြွ
4,830 METHOD AND APPARATUS FOR PROTECTING GATE ELECTRODES OF TARGET TRANSISTORS IN THE GATE ARRAY FROM GATE CHARGING BY EMPLOYING FREE TRANSISTORS IN THE GATE ARRAY	09/024,830	6,113,648	S
1,688 TECHNIQUE FOR PERFORMING DMA INCLUDING ARBITRATION BETWEEN A CHAINED LOW PRIORITY DMA AND HIGH PRIORITY DMA OCCURRING BETWEEN TWO LINKS IN THE CHAINED LOW PRIORITY	09/021,688	6,108,743	S
3,757 STEREOSCOPIC IMAGE SENSOR	09/393,757	6,108,130	S
	08/848,554	6,104,720	S

SYSTEM

Schedule A

AUTOMATIC TRANSFER OF IMAGE INFORMATION BETWEEN IMAGING DEVICE AND HOST	09/003,732	6,256,059	US
METHOD AND APPARATUS FOR RAPID INITIALIZATION OF CHARGE PUMP CIRCUITS	09/406,329	6,255,896	S
QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE SETTING THE COMMON MODE LEVEL OF A DIFFERENTIAL CHARGE PUMP OUTPUT	09/179,014 09/665,339	6,255,135 6,255,873	S S
METHOD AND APPARATUS FOR PROCESSING BRANCH INSTRUCTIONS IN AN INSTRUCTION	08/787,983	6,250,821	S
BOARD ID DISPLAY SYSTEM INSTRUCTION SETS TO AN INSTRUCTION DECODER	09/299,162 08/912,048	6,246,334 6,247,120	SN SN
METHOD AND APPARATUS FOR CONTROLLING A COMPUTER TO IMPLEMENT TELEPHONE FUNCTIONS WITH A DISPLAYED TELEPHONE OF VARIABLE SIZE	09/240,168	6,240,168	S
METHOD TO PERFORM IDDQ TESTING IN THE PRESENCE OF HIGH BACKGROUND LEAKAGE CURRENT	09/163,592	6,239,606	S
METHOD TO PERFORM IDDQ TESTING IN THE PRESENCE OF HIGH BACKGROUND LEAKAGE CURRENT	09/162,912	6,239,605	S
CHARGE PUMP AVOIDING GAIN DEGRADATION DUE TO THE BODY EFFECT	09/005,560	6,232,826	SN
THIN OXIDES OF SILICON	09/124,562	6,221,789	S
CHEMICAL-MECHANICAL POLISHING SLURRY	09/504,191	6,214,098	Sn
LOW VOLTAGE DOUBLE BALANCED MIXER	09/003,908	6,211,718	S
RETENTION MECHANISM ASSEMBLY FOR PROCESSOR CARTRIDGES WITH CAPTURED SCREW FASTENERS	09/098,086	6,208,527	S
OVERLAY COUNTER FOR ACCELERATED GRAPHICS PORT	09/016,790	6,199,149	SO
NEURAL FLASH ANALOG-TO-DIGITAL CONVERTER USING WEIGHTED CURRENT SIMULATION	09/259,650	6,198,421	S
HOT PLUG CARTRIDGE ASSEMBLY	09/358,373	6,195,259	SU
EMPLOYING A LOOK-UP SERVICE AND A CALLEE CONNECTION SERVICE TO ESTABLISH A NETWORK PHONE CALL BETWEEN A CALLER AND A CALLEE	08/829,608	6,192,044	US
ADVANCED NEAR IDEAL MIXER	09/205,992	6,184,739	CS.
SETTING THE COMMON MODE LEVEL OF A DIFFERENTIAL CHARGE PUMP OUTPUT	09/370,622	6,184,732	SU
FLIP-FLOP CIRCUIT	09/340,417	6,181,180	S

MOUNTING BRACKET FOR PCS AND OTHER ANTENNAS	09/483,215	6,361,007	S
NEGATIVE OUTPUT VOLTAGE CHARGE PUMP AND METHOD THEREFOR	09/753,351	6,359,814	S
EFFICIENT COMPANDING ALGORITHM SUITABLE FOR COLOR IMAGING	09/482,551	6,351,555	S
CHEMICAL-MECHANICAL POLISHING SLURRY SYSTEM AND METHOD OF HEAT EXTRACTION FROM AN INTEGRATED CIRCUIT DIE	09/723,092 09/606,893	6,346,144 6,351,387	S CS
DIGITAL TELEPHONE SYSTEM WITH AUTOMATIC ROUTING BASED UPON CALLER ID	09/144,511	6,324,263	us
METHOD AND APPARATUS FOR WIRELESS SPREAD SPECTRUM COMMUNICATION WITH PREAMBLE SOUNDING GAP	09/307,646	6,317,452	S
METHOD AND APPARATUS FOR DETERMINING A NEXT ADDRESS WITHIN A BINARY SEARCH ALGORITHM	09/221,628	6,314,506	SU
SYSTEMS AND METHODS FOR ON-CHIP STORAGE OF VIRTUAL CONNECTION DESCRIPTORS	09/270,287	6,311,212	S
SUPPLYING STANDBY VOLTAGE TO MEMORY AND WAKEUP CIRCUITRY TO WAKE A COMPUTER FROM A LOW POWER MODE	09/001,102	6,308,278	S
METHOD AND APPARATUS FOR REDUCING THE POWER CONSUMPTION OF A VOLTAGE REGULATOR	09/148.033	6,307,355	S
FAST BICMOS ACTIVE-PIXEL SENSOR CELL WITH FAST NPN EMITTER-FOLLOWER READOUT	09/003,477	6,297,492	S
GATE ENHANCEMENT CHARGE PUMP FOR LOW VOLTAGE POWER SUPPLY	09/438,186	6,292,048	S
UNIQUE CHEMICAL MECHANICAL PLANARIZATION APPROACH WHICH UTILIZES MAGNETIC SLURRY FOR POLISH AND MAGNETIC FIELDS FOR PROCESS CONTROL	09/352,634	6,284,091	SU
SPREAD SPECTRUM CODES FOR USE IN COMMUNICATION	08/821,611	6,282,228	S
SELF-TUNING AMPLIFIER METHOD AND APPARATUS FOR FINDING LOOP-LEVER PARALLELISM IN A POINTER BASED APPLICATION	09/434,250 09/006,276	6,268,774 6,272,676	US US
CYCLIC MULTICASTING OR ASYNCHRONOUS BROADCASTING OF COMPUTER FILES	09/213,220	6,256,673	S

METHOD AND APPARATUS FOR CONTROLLING A COMPUTER TO IMPLEMENT TELEPHONE FUNCTIONS WITH A DISPLAYED TELEPHONE OF VARIABLE SIZE	09/497,970	6,421,432	S
MULTIPLE PLATFORM VOICE PROCESSING SYSTEM WITH OPTIMIZED RESOURCE ALLOCATION	09/510,311	6,418,201	S
RADIO FREQUENCY AMPLIFIER	09/611,720	6,407,632	SUS
DTMF DETECTION IN INTERNET TELEPHONY	09/204,607	6,400,709	SU
STOCHASTIC SAMPLING WITH CONSTANT DENSITY IN OBJECT SPACE FOR ANISOTROPIC TEXTURE MAPPING	09/393,477	6,400,370	S
VOLTAGE TOLERANT HIGH DRIVE PULL-UP DRIVER FOR AN I/O BUFFER	09/474,566	6,388,475	SU
METHOD AND APPARATUS FOR INTERLACED IMAGE ENHANCEMENT	09/395,000	6,384,872	S
OPTIMIZED LOOKUP TABLE METHOD FOR CONVERTING YUV PIXEL VALUES TO RGB PIXEL VALUES	08/425,231	6,384,838	S
CLOCK SPLITTER CIRCUIT TO GENERATE SYNCHRONIZED CLOCK AND INVERTED CLOCK	09/676,313	6,384,658	SU
TELEPHONE CALL SETUP PROCEDURE APPARATUS FOR ISSUING INSTRUCTIONS AND REISSUING A PREVIOUS INSTRUCTIONS BY RECIRCULATING USING THE DELAY CIRCUIT	08/541,678 08/150,784	6,377,576 6,378,061	US US
METHOD AND APPARATUS FOR THE GENERATION OF STATISTICALLY RANDOM NUMBERS	09/276,366	6,374,278	S
VOLTAGE BLOCKING METHOD AND APPARATUS FOR A CHARGE PUMP WITH DIODE CONNECTED PULL-UP AND PULL-DOWN ON BOOT NODES	09/475,459	6,373,324	S
DATA-FLOW METHOD OF ANALYZING DEFINITIONS AND USES OF L VALUES IN PROGRAMS	09/226,804	6,370,685	S
OUTPUT SWITCH FOR CHARGE PUMP RECONFIGURATION	09/748,611	6,369,642	US
SELF INITIALIZATION FOR CHARGE PUMPS MEMORY SUBSYSTEM EMPLOYING POOL OF REFRESH CANDIDATES	09/752,247 09/753,005	6,366,158 6,366,516	S CS
PARTIAL UNDERFILL FOR FLIP-CHIP ELECTRONIC PACKAGES	09/694,802	6,365,441	SU
METHOD AND APPARATUS FOR TRANSFERRING WAFER CASSETTES IN MICROELECTRONIC MANUFACTURING ENVIRONMENT	09/410,400	6,364,331	S

Morgan Sprattler POTSmodem3

Schedule A

US 6,498,305	US 6,493,233 US 6,496,055	US 6,489,955	US 6,489,557	US 6,488,571	US 6,486,791	US _ 6,484,309		US 6.471.170	US 6,465,358	US 6,462,612	US 6,461,169	US 6,456,110	US 6,452,438	US 6,449,308	US 6,449,211	US 6,445,230	US 6,441,678	US 6,438,275	US 6,425,067
09/713,702	09/934,871 09/753,045	09/327,015	09/385,924	09/746,470	09/872,490	TNT 09/168,592	09/705,499 US-2002-0152020-A1 09/818,993	09/804 489	09/684,550	09/894,151	09/849.506	09/750,110	09/751,695	09/318,287	09/945,021	09/750,671	10/051,696	09/296,451	09/340,282
13,702 INTERCONNECT MECHANICS FOR ELECTROMAGNETIC COUPLER	34,871 PCB-TO-CHASSIS MOUNTING SCHEMES 53,045 GATE ENHANCED TRI-CHANNEL POSITIVE CHARGE PUMP	27,015 RAY INTERSECTION REDUCTION USING DIRECTIONALLY CLASSIFIED TARGET LISTS	35,924 IMPLEMENTING MICRO BGA.TM. ASSEMBLY TECHNIQUES FOR SMALL DIE	46,470 APPARATUS FOR ENHANCED RATE CHEMICAL MECHANICAL POLISHING WITH ADJUSTABLE SELECTIVITY	72,490 DRIVING A VISUAL INDICATOR ARRAY IN AN ELECTRONIC SIGNALING SYSTEM	38,592 ENABLING SOFTWARE DESIGNED FOR ONE OPERATING SYSTEM TO OPERATE ON ANOTHER OPERATING SYSTEM		14.489 KEYBOARD HOLDER	34,550 POST ETCH CLEAN SEQUENCE FOR MAKING A SEMICONDUCTOR DEVICE	94,151 CHOPPER STABILIZED BANDGAP REFERENCE CIRCUIT TO CANCEL OFFSET VARIATION		50,110 VOLTAGE LEVEL SHIFTER HAVING ZERO DC CURRENT AND STATE RETENTION IN DROWSY	11,895 TRIPLE WELL NO BODY EFFECT NEGATIVE CHARGE PUMP	18,287 HIGH-SPEED DIGITAL DISTRIBUTION SYSTEM	15,021 VOLTAGE DRIVER FOR A MEMORY	30,671 PROGRAMMABLE DIGITAL PHASE LOCK LOOP)6,451 METHOD FOR MOTION COMPENSATED FRAME RATE UPSAMPLING BASED ON PIECEWISE AFFINE WARPING	10,282 SYSTEMS AND METHODS FOR IMPLEMENTING POINTER MANAGEMENT

US	US.	S US	US	US	US US	US	US US	US		E CS		S	US CS
6,560,317	6,560,286	6,552,600 6,552,398 6,556,128	6,548,399	6,544,047	6,539,366 6,542,584	6,533,586	6,522,180 6,525,726	6,515,906	6,515,586 6,515,901	6,512,861 6,514,805	6,507,061	6,504,760	6,498,605 6,499,085
10/038,411	09/474,183	09/809,623 09/566,185 09/458,715	09/996,215	09/821,114	09/071,049 09/144,186	09/751,527	09/745,970 09/432,134	09/752,714	09/216,580	09/892,923	09/945,331	09/888,252	09/442,663 09/752,846
RECEIVING CALLER IDENTIFICATION INFORMATION WITH A TELECOMMUNICATIONS DEVICE FOR THE DEAF	FIELD FRAME MOTION DESIGN FOR DIGITAL VIDEO DECODER	INITIALIZATION OF NEGATIVE CHARGE PUMP FAN DUCT MODULE METHOD FOR REDUCING POWER CONSUMPTION IN WAIT-MODE	METHOD OF FORMING A SEMICONDUCTOR DEVICE USING A CARBON DOPED OXIDE LAYER TO CONTROL THE CHEMICAL MECHANICAL POLISHING OF A DIELECTRIC LAYER	DUAL-SWIPING INTERCONNECTION CLIP, AND HOOK AND SLOT ARRANGEMENT FOR PRINTED CIRCUIT BOARD (PCB) ATTACHMENT	CODEC WITH GENETIC ADAPTATION DIGITAL TELEPHONE SYSTEM WITH AUTOMATIC VOICE MAIL REDIRECTION	ELECTROMAGNETIC COUPLER SOCKET	BI-VOLTAGE LEVELS SWITCHES METHOD AND APPARATUS FOR ADAPTIVE HIERARCHICAL VISIBILITY IN A TILED THREE- DIMENSIONAL GRAPHICS ARCHITECTURE	METHOD AND APPARATUS FOR MATCHED-REFERENCE SENSING ARCHITECTURE FOR NON-VOLATILE MEMORIES	TACTILE TRACKING SYSTEMS AND METHODS METHOD AND APPARATUS FOR ALLOWING CONTINUOUS APPLICATION OF HIGH VOLTAGE TO A FLASH MEMORY DEVICE POWER PIN	PACKAGING AND ASSEMBLY METHOD FOR OPTICAL COUPLING TRENCH SIDEWALL PROFILE FOR DEVICE ISOLATION	MULTIPLE LAYER PHASE-CHANGE MEMORY	CHARGING A CAPACITANCE OF A MEMORY CELL AND CHARGER	PIXEL SPAN DEPTH BUFFER METHOD AND SYSTEM FOR SERVICING CACHE LINE IN RESPONSE TO PARTIAL CACHE LINE REQUEST

US 6,603,893	US 6,603,768	US 6,598,133 I	US 6,597,606	US 6,596,614	US 6,594,344 US 6,595,798		US 6,593,650	US 6,590,807	US 6,586,836	US 6,586,761	US 6,580,837	US 6,577,274	US 6,576,847	US 6,574,386	US 6,574,141	US 6,573,747	US 6,570,789	US 6,569,705	US 6,564,811
	0	US-2003-0005240-A1 (·		.	0	_	0		TNT	0		0	0	0	0	0	0	
09/819,160	09/344,672	09/894,755	10/154,019	10/246,273	09/749,610 09/280,171	09/432,050	10/050,463	09/921,853	09/516,652	09/948,830	09/457,058	10/028,472	09/751,442	09/839,848	09/982,246	09/965,627	09/752,535	09/745,835	09/818,177
METHOD AND APPARATUS FOR SWITCHING AN OPTICAL BEAM IN A SEMICONDUCTOR SUBSTRATE	BANDWIDTH MULTI-PROTOCOL CONVERSION ASSISTANCE METHOD AND SYSTEM FOR A NETWORK ACCELERATOR	SUCCESSIVE TEMPLATE GENERATION USING MINIMAL RANDOM ACCESS MEMORY	CHARGING A CAPACITANCE OF A MEMORY CELL AND CHARGER	USE OF MEMBRANE PROPERTIES TO REDUCE RESIDUAL STRESS IN AN INTERLAYER	AUTO LATENCY TEST TOOL TEST FIXTURE FOR TESTING A MULTI-PORT VOICE PROCESSING CARD AND THE LIKE	ELASTIC BUFFER	PLASMA INDUCED DEPLETION OF FLUORINE FROM SURFACES OF FLUORINATED LOW-K DIELECTRIC MATERIALS	METHOD FOR READING A STRUCTURAL PHASE-CHANGE MEMORY	PROCESS FOR FORMING MICROELECTRONIC PACKAGES AND INTERMEDIATE STRUCTURES FORMED THEREWITH	PHASE CHANGE MATERIAL MEMORY DEVICE	UP-SAMPLING DECIMATED COLOR PLANE DATA	METHOD AND APPARATUS FOR CONTROLLING ACCESS TO MOBILE DEVICES	CLAMP TO SECURE CARRIER TO DEVICE FOR ELECTROMAGNETIC COUPLER	DYNAMICALLY RECONFIGURABLE OPTICAL SWITCHING SYSTEM	DIFFERENTIAL REDUNDANCY MULTIPLEXOR FOR FLASH MEMORY DEVICES	DIGITAL UPDATE SCHEME FOR ADAPTIVE IMPEDANCE CONTROL OF ON-DIE INPUT/OUTPUT	LOAD FOR NON-VOLATILE MEMORY DRAIN BIAS	METAL STRUCTURE FOR A PHASE-CHANGE MEMORY DEVICE	METHOD OF REDUCING RESIDUE DEPOSITION ONTO ASH CHAMBER BASE SURFACES

MULTI-LINK EXTENSIONS AND BUNDLE SKEW MANAGEMENT	09/470,189		6,646,991	S
DYNAMIC AND SCHEDULED COMPUTER TELEPHONY RESOURCE ALLOCATION	09/301,855	7	6,643,367	S
WRITE-ONCE POLYMER MEMORY WITH E-BEAM WRITING AND READING	10/282,534	cont	6,643,161	SU
MARKINGS FOR ALIGNING FIBER OPTIC BUNDLE CARRIER FOR DISK DRIVE HOT SWAPPING BARRIER MATERIAL ENCAPSULATION OF PROGRAMMABLE MATERIAL	09/741,642 10/006,502 09/896,530	N Q 1	6,636,671 6,637,719 6,642,102	S S
METHOD AND APPARATUS FOR UTILIZING STATIC QUEUES IN PROCESSOR STAGING	09/878,062	2	6,633,972	SU
DATA PATH EVALUATION SYSTEM AND METHOD CACHE ARCHITECTURE FOR PIPELINED OPERATION WITH ON-DIE PROCESSOR	09/834,016 09/894,513	4 0	6,631,339 6,631,444	S S
METHOD OF FORMING A SEMICONDUCTOR DEVICE USING A CARBON DOPED OXIDE LAYER TO CONTROL THE CHEMICAL MECHANICAL POLISHING OF A DIELECTRIC LAYER	10/354,361	C	6,630,390	S
TECHNIQUE FOR SYNCHRONIZING FAULTS IN A PROCESSOR HAVING A REPLAY SYSTEM	09/472,839	· · · · · ·	6,629,271	SU
ALIGNMENT OF OPTICAL FIBERS TO AN ETCHED ARRAY WAVEGUIDE	09/738,800	O1	6,628,865	SU
SELF-CONFIGURING INPUT BUFFER ON FLASH MEMORIES	08/834,029	2	6,628,552	S
SYSTEM FOR MULTI-LAYER BROADBAND PROVISIONING IN COMPUTER NETWORKS	09/340,068	0	6,625,650	S
WRITE-ONCE POLYMER MEMORY WITH E-BEAM WRITING AND READING	09/966,014	2	6,625,052	SU
FASTENER INSTALLATION TOOL AND METHODS OF USE	09/821,247	2 WWN	6,622,802	SU
CONNECTOR ASSEMBLY WITH DECOUPLING CAPACITORS	09/730,206 09/858,224	3 AMM	6,617,593 6,621,287	US US
CHARGE PUMP RIPPLE REDUCTION USE OF MEMBRANE PROPERTIES TO REDUCE RESIDUAL STRESS IN AN INTERLAYER REGION	10/038,499 10/238,081	O1 4x	6,605,984 6,614,065	S CS
REDUCED AREA INTERSECTION BETWEEN ELECTRODE AND PROGRAMMING ELEMENT	09/896,531	7	6,605,527	S
APPLICATION PROGRAMMING INTERFACES AND METHODS ENABLING A HOST TO INTERFACE WITH A NETWORK PROCESSOR	09/337,025	G ,	6,604,136	S

POLYNOMIAL COEFFICIENTS

Schedule A

METHOD AND APPARATUS FOR COMPRESSING CALORIE BURN CALCULATION DATA USIN	09/773,174		6,689,057	S	
MULTI-LINK EXTENSIONS AND BUNDLE SKEW MANAGEMENT	09/557,099		6,687,840	S	
VOLTAGE CONTROLLED OSCILLATORS SHARED CREDIT ROUND ROBIN QUEUING GATE ENHANCED TRI-CHANNEL POSITIVE CHARGE PUMP	10/223,869 09/541,048 10/273,689	US 2003/0048145 A1	6,683,509 6,683,884 6,686,793	US US	
MULTIPLE LAYER PHRASE-CHANGE MEMORY INTEGRATED CIRCUIT ANNEALING METHODS AND APPARATUS	10/309,633 09/842,389	TNT	6,674,115 6,675,057	S	
I/O DEVICE TESTING METHOD AND APPARATUS ZERO INSERTION FORCE CONNECTOR FOR SUBSTRATES WITH EDGE CONTACTS	09/709,000 09/967,060	2003-0064617	6,671,847 6,672,891	ଜ ଜ	
HASH CAM HAVING A REDUCED WIDTH COMPARISON CIRCUITRY AND ITS APPLICATION	09/468,477		6,671,771	S	
ELECTRONIC ASSEMBLIES WITH HIGH CAPACITY CURVED FIN HEAT SINKS	09/950,100	NAMA	6,671,172	S	
SHIFTING AN INPUT SIGNAL FROM A HIGH-SPEED DOMAIN TO A LOWER-SPEED DOMAIN	09/474,750		6,668,298	S	
INTERFACE TO A MEMORY SYSTEM FOR A PROCESSOR HAVING A REPLAY SYSTEM	09/475,029		6,665,792	SU	
MULTIPLIERLESS PYRAMID FILTER CACHE ARCHITECTURE WITH REDUNDANT SUB ARRAY	09/754,684 09/894,638		6,662,200 6,662,271	S S S	
RELEASING FUNCTIONAL BLOCKS IN RESPONSE TO A DETERMINATION OF A SUPPLY VOLTAGE PREDETERMINED LEVEL AND A LOGIC PREDETERMINED INITIAL STATE	09/967,180	TNT	6,661,264	S	
IMPLEMENTING MICRO BGA ASSEMBLY TECHNIQUES FOR SMALL DIE	09/160,535		6,655,022	S	
METHOD FOR DIRECTING THE ROUTE OF A CELL TRANSMITTING A NETWORK	09/322,152		6,654,369	S	
METHOD OF CREATING A PHOTONIC VIA USING FIBER OPTIC	09/741,520		6,650,823	S	
METHOD AND APPARATUS FOR SWITCHING AN OPTICAL BEAM	09/470,574		6,650,802	S	
ON-DIE CACHE MEMORY WITH REPEATERS METHOD AND APPARATUS FOR BRANCH TRACE MESSAGE SCHEME	09/893,779 09/503,879		6,647,455 6,647,545	US US	

METHOD AND APPARATUS FOR A LOW LATENCY SOURCE-SYNCHRONOUS ADDRESS RECEIVER FOR A HOST SYSTEM BUS IN A MEMORY CONTROLLER	09/665,922		6,748,513	S
METHOD OF QUANTIZING SIGNAL SAMPLES OF AN IMAGE DURING SAME	09/507,399		6,748,118	Us
KICKER FOR NON-VOLATILE MEMORY DRAIN BIAS METHOD AND APPARATUS FOR CONTROLLING ACCESS TO MOBILE DEVICES	09/752,550 10/417,540		6,744,671 6,747,598	US
ACCESSING FILE DATA STORED IN NON-VOLATILE RE-PROGRAMMABLE SEMICONDUCTOR MEMORIES	09/547,624		6,741,978	S
DIELECTRIC MATERIAL TREATMENT APPARATUS AND METHOD FOR REMOVING PHOTOMASK CONTAMINATION AND CONTROLLING ELECTROSTATIC DISCHARGE	10/252,295 09/850,766		6,734,118 6,734,443	US US
SYSTEM AND METHOD FOR PERFORMING CUT-THROUGH FORWARDING IN AN ATM NETWORK SUPPORTING LÂN EMULATION	09/344,608		6,728,249	US
PAD AND CODEC DETECTION	09/598,934		6,724,814	SU
TWO-DIMENSIONAL QUEUING/DE-QUEUING METHODS AND SYSTEMS FOR IMPLEMENTING THE SAME	09/271,061		6,724,767	SN
OPTICALLY SWITCHABLE INFRARED DETECTOR	09/277,637		6,724,442	SU
SPINDLE SLEEVE FOR COATER/DEVELOPER	09/746,435		6,723,167	SU
SLURRY FOR POLISHING A BARRIER LAYER	10/002,855		6,719,920	SU
METHOD AND APPARATUS FOR ALLOWING CONTINUOUS APPLICATION OF HIGH VOLTAGE TO A FLASH MEMORY DEVICE POWER PIN	10/318,464		6,717,855	CS
PURGING GAS FROM A PHOTOLITHOGRAPHY ENCLOSURE BETWEEN A MASK PROTECTIVE DEVICE AND A PATTERNED MASK	09/752,938		6,710,845	SU
ALIGNMENT OF FIBER OPTIC BUNDLE TO ARRAY WAVEGUIDE USING AN EPOXY	09/738,799		6,707,970	US
UNDERFILL PROCESS FOR FLIP-CHIP DEVICE METHOD FOR READING A STRUCTURAL PHASE-CHANGE MEMORY	10/032,115 10/458,828	JNG	6,703,299 6,707,712	US US
PARTIAL UNDERFILL FOR FLIP-CHIP ELECTRONIC PACKAGES	09/474,746		6,700,209	SU
PROMOTING ADHESION OF FLUOROPOLYMER FILMS TO SEMICONDUCTOR SUBSTRATES	10/131,017	US-2003-0203647-A1	6,699,798	SU
METHOD FOR CENTERING A CORE OF A WAVEGUIDE AMPLIFIER	09/822,380		6,694,076	US.

TO ENABLE EFFICIENT POINTER EXCHANGE MECHANISMS IN ASYNCHRONOUS FIFO'S

Schedule A

METHOD OF COMPRESSING A COLOR IMAGE A METHOD AND APPARATUS FOR GENERATING GRAY CODE FOR ANY EVEN COUNT VALUE TO FINAL E SETTOUTE TO STAND AND APPARATUS FOR GENERATING GRAY CODE FOR ANY EVEN COUNT VALUE	09/411,697 10/186,564		6,798,901 6,801,143	US
MATCHING ROUTED CALL TO AGENT WORKSTATION OPTICAL THUMBTACK METAL STRUCTURE FOR A PHASE-CHANGE MEMORY DEVICE	09/750,030 10/334,749 10/418,530		6,792,102 6,792,179 6,797,979	US US US
SIGNAL PROCESSING STAGE AND RADIO FREQUENCY TUNER	10/424,899	2003/0206055	6,791,414	S
PCB DESIGN AND METHOD FOR PROVIDING VENTED BLIND VIAS	10/442,834		6,787,443	S
METHOD OF DETERMINING POST-ETCH OFFSET IN EXPOSED-TO-EMBEDDED OVERLAY	10/662,021		6,784,004	S
LOCKED CONTENT ADDRESSABLE MEMORY FOR EFFICIENT ACCESS	10/042,905		6,779,089	US
DEVICE TO RECEIVE, BUFFER, AND TRANSMIT PACKETS OF DATA IN A PACKET SWITCHING NETWORK	09/603,957		6,778,548	US
TUNABLE OPTICAL DISPERSION COMPENSATOR AC TESTING OF LEAKAGE CURRENT IN INTEGRATED CIRCUITS USING RC TIME CONSTANT	10/126,106 09/838,730	VVT	6,776,493 6,777,970	CS CS
ADHESIVE MATERIAL FOR PROGRAMMABLE DEVICE METHOD AND APPARATUS FOR DETECTING AC REMOVAL	09/896,008 09/802,451		6,770,531 6,772,366	C C S
MEASURING OPTICAL PHASE PYRAMID FILTER REFRESHING MEMORY CELLS OF A PHASE CHANGE MATERIAL MEMORY DEVICE	10/119,501 09/820,108 10/212,630		6,765,681 6,766,286 6,768,665	C C C
METHOD AND APPARATUS FOR MAINTAINING ORDER IN A PPELINED PROCESS AND ITS APPLICATION COLOR INTERPOLATION FOR A FOUR COLOR MOSAIC PATTERN	09/468,965		6,759,646	CS CS
	10/158,250		6,754,407	S
METHOD OF HEAT EXTRACTION FROM AN INTEGRATED CIRCUIT DIE	10/025,434	us-220-0051343-A1	6,751,837	Ç
METHOD AND APPARATUS FOR MULTIPLY-ACCUMULATE TWO-DIMENSIONAL SEPARABLE SYMMETRIC FILTERING	09/718,877		6,751,640	S

COMPUTER SYSTEM ACCURATELY TUNING RESISTORS COAXIAL RADIO FREQUENCY ADAPTER AND METHOD	10/126,402 10/645,229	US-2003-0200514-A1	6,862,714 6,863,564	S S
DEVICE AND METHOD OF INTERFACING VOICE DATA BETWEEN A SWITCH AND A	09/834,713		6,862,341	SU
OSCILLATOR SYSTEM WITH SWITCHED-CAPACITOR NETWORK AND METHOD FOR GENERATING A PRECISION TIME REFERENCE	10/444,311	US-2004-0233000-A1	6,861,917	S
1 X N FANOUT WAVEGUIDE PHOTODETECTOR FORMATION OF SHUNT-LAYER FREE OVONIC UNIFIED MEMORY (OUM) DEVICES	10/008,922 09/953,833	JEG US-2003-0052351-A1	6,861,267	CS CS
HIGH IMPEDANCE POLARITY DETECTOR	09/417,161	į	6,853,723	S S
SOFTWARE CALL CONTROL AGENT	09/967,367		6,853,720	SU
MEMORY SYSTEM ORGANIZED INTO BLOCKS OF DIFFERENT SIZES AND ALLOCATION METHOD THEREFOR	09/953,356	2003-0056074	6,851,027	US
PLASMA-INDUCED DEPLETION OF FLUORINE FROM SURFACES OF FLUORINATED LOW-K DIELECTRIC MATERIALS	09/639,625		6,846,737	S
COAXIAL RADIO FREQUENCY ADAPTER AND METHOD	10/007,672		6,844,738	S
METHOD FOR SWITCHING DATA STREAMS	09/712,185		6,842,452	S
CHARGE PUMP RIPPLE REDUCTION	10/185,419	US-2003-0122610-A1	6,836,176	CS.
MECHANISM TO GUARANTEE FORWARD PROGRESS FOR INCOMING COHERENT INPUT/OUTPUT (I/O) TRANSACTIONS FOR CACHING I/O AGENT ON ADDRESS CONFLICT WITH PROCESSOR TRANSACTIONS	10/324,863		6,832,268	US
METHOD AND APPARATUS FOR MATCHED-REFERENCE SENSING ARCHITECTURE FOR NON-VOLATILE MEMORIES	10/330,469		6,831,862	S
ELECTRICAL DEVICE CONNECTOR	10/600,668	US-2004-0259405-A1	6,830,470	SU
APPARATUS AND METHODS FOR INTERCONNECTING COMPONENTS TO VIA-IN-PAD	10/267,158		6,828,512	S
PUSH BUTTON MODE AUTOMATIC PATTERN SWITCHING FOR INTERCONNECT BUILT-IN	10/404,405		6,826,100	SU
OPTICAL STORAGE TRANSFER PERFORMANCE	10/335,049		6,810,443	S
METHOD, SYSTEM, AND PROGRAM FOR MEMORY BASED DATA TRANSFER	10/205,546	US-2004-0019707-A1	6,807,600	S
EXTENSION MECHANISM AND METHOD FOR ASSEMBLING OVERHANGING COMPONENTS	09/964,747		6,801,436	US

SURFACE MOUNT TECHNOLOGY TO VIA-IN-PAD INTERCONNECTIONS	10/326,901	US-2004-0118606-A1	6,927,346	S
EXTENSION MECHANISM AND METHOD FOR ASSEMBLING OVERHANGING COMPONENTS	10/918,081	US-2005-0014419-A1	6,917,524	SS
COLOR FILTER ARRAY AND COLOR INTERPOLATION ALGORITHM	09/727,038	US-2002-0063789-A1	6,917,381	SU
SYSTEM AND METHOD TO SYNCHRONIZE TWO OR MORE OBJECT MANAGEMENT SYSTEMS	10/055,528		6,915,522	S
METHOD AND APPARATUS FOR A LOW LATENCY SOURCE-SYNCHRONOUS ADDRESS RECEIVER FOR A HOST SYSTEM BUS IN A MEMORY CONTROLLER	10/813,145		6,915,407	S
PHASE CHANGE MATERIAL MEMORY DEVICE CLUSTER BASED REDUNDANCY SCHEME FOR SEMICONDUCTOR MEMORIES	10/426,380 10/196,401	US-2003-0201469-A1 US-2004-0013007-A1	6,908,812 6,909,645	S S
APPARATUS FOR ENHANCED RATE CHEMICAL MECHANICAL POLISHING WITH ADJUSTABLE SELECTIVITY	10/213,776		6,905,397	S
METHOD AND APPARATUS FOR SOFTWARE SELECTION OF PROTECTED REGISTER	09/991,128		6,904,504	SU
A COMMON BOOT ENVIRONMENT FOR A MODULAR SERVER SYSTEM	10/086,410		6,904,482	S
PHASE-CONTROLLED FIBER BRAGG GRATINGS AND MANUFACTURING METHODS	10/142,329		6,904,201	S
CONNECTOR ASSEMBLY WITH DECOUPLING CAPACITORS	10/647,396	US-2004-0043662-A1	6,898,852	S
RECOVERY OF BIT-ROTATED FRAMES DURING FACSIMILE TRANSMISSIONS IN A GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS (GSM) NETWORK	10/199,382		6,894,801	S
TWO-DIMENSIONAL PYRAMID FILTER ARCHITECTURE SIGNAL TO NOISE RATIO OPTIMIZATION FOR VIDEO COMPRESSION BIT-RATE CONTROL	09/823,212 09/947,331		6,889,237 6,891,889	S S S
ALIGNMENT OF FIBER OPTIC BUNDLE TO ARRAY WAVEGUIDE USING PINS	09/738,686		6,886,989	S
DYNAMIC DELAYED TRANSACTION BUFFER CONFIGURATION BASED ON BUS FREQUENCY	09/933,547		6,877,060	S
RADIO FREQUENCY AMPLIFIER WITH IMPROVED INTERMODULATION PERFORMANCE	10/056,155	US 2002/0137486 A1	6,876,843	SU
PROVIDING OPTICAL ELEMENTS OVER EMISSIVE DISPLAYS	09/904,268	US-2003-0011303-A1	6,873,380	US
CODE-SWITCHED OPTICAL NETWORK SYSTEM AND METHOD OF TRANSMITTING DATA FRAMES IN A MESH OF DATA SWITCHES	09/712,822 09/714,382		6,865,344 6,868,071	SS SS

Morgan Sprattler POTSmodem3

Schedule A

MEMORY ARRAY WITH STAGED OUTPUT JABBER COUNTER MECHANISM FOR ELASTIC BUFFER OPERATION	10/739,268 09/500,524	2005-0135178	7,002,873 7,003,059	US SU
METHOD OF CREATING AN ANGLED WAVEGUIDE USING LITHOGRAPHIC TECHNIQUES	09/741,237		7,000,434	SO
MULTIPLE LAYER PHASE-CHANGE MEMORY METHOD AND APPARATUS FOR UNLOCKING A COMPUTER SYSTEM HARD DRIVE	10/302,421	US-2003-0071289-A1	6,998,289 7,000,109	S S S
SYSTEM AND METHOD FOR PROTECTED MESSAGING	09/752,882		6,976,172 6,982,988	S S
METHOD OF PROCESSING AN INBOUND CALL IN A CALL CENTER	09/523,935		6,975,720	SU
AC TESTING OF LEAKAGE CURRENT IN INTEGRATED CIRCUITS USING RC TIME CONSTANT	10/889,417	US-2004-0246017-A1	6,967,496	SO
METHOD OF INVERSE QUANTIZING QUANTIZED SIGNAL SAMPLES OF AN IMAGE DURING IMAGE DECOMPRESSION	09/507,213		6,961,472	Çş
STOPPING REPLAY TORNADOES CONNECTION APPARATUS, SYSTEMS, AND METHODS	10/039,588 10/405,098		6,952,764 6,958,450	SS CS
GENERATING PULSES FOR RESETTING INTEGRATED CIRCUITS	09/966,481	US-2003-0062933-A1	6,952,122	US
DYNAMIC POWER LEVEL CONTROL BASED ON A BOARD LATCH STATE	10/211,465		6,950,952	S
FLASH MEMORY PROGRAM AND ERASE OPERATIONS	09/993,336	US-2003-0093233-A1	6,937,948	SU
USING A TRANSVERSAL FILTER TO COMPENSATE FOR DISPERSION	10/409,287		6,937,794	S
DEFERRED PROCEDURE CALL IN INTERFACE DESCRIPITON LANGUAGE	09/997,669		6,934,953	US
DYNAMIC COMPUTATION OF CHIPSET-SUPPORTED ACCELERATED GRAPHICS PORT	10/104,042		6,933,944	S
METHOD AND APPARATUS FOR MODIFYING GRAPHICS CONTENT PRIOR TO DISPLAY FOR COLOR BLIND USE	09/991,629		6,931,151	S
MARKINGS FOR ALIGNING FIBER OPTIC BUNDLE DUAL PERSONALITY ANALOG PORT	10/672,329 09/362,425		6,928,216 6,931,121	เร
MULTI-DIE SEMICONDUCTOR PACKAGE ULTRA-THIN POLARIZATION MODE CONVERTERS BASED ON LIQUID CRYSTAL MATERIALS	10/226,070 10/265,873	US-2004-0036163-A1 SWL	6,927,497 6,928,200	US US

A STACK-POINTER UPDATE TECHNIQUE	10/262,214		7,080,236	S
METHOD AND APPARATUS TO IMPROVE THE PROTECTION OF INFORMATION PRESENTED BY A COMPUTER	09/895,738		7,073,070	S
INVERSE MULTIPLEXING OF UNMANAGED TRAFFIC FLOWS OVER A MULTI-STAR INFINIBAND NETWORK	10/080,093		7,072,352	S
CODE-BASED OPTICAL NETWORKS, METHODS AND APPARATUS	09/454,164		7,065,298	SU
3D RENDERING TEXTURE CACHING SCHEME BARRIER MATERIAL ENCAPSULATION OF PROGRAMMABLE MATERIAL	09/502,994 10/418,548	US-2003-0205809-A1	7,050,063 7,064,344	US US
A FLIP-CHIP PACKAGE INTEGRATING OPTICAL AND ELECTRICAL DEVICES AND COUPLING TO A WAVEGUIDE ON A BOARD	10/840,017		7,049,704	US
FASTENER INSTALLATION TOOL AND METHODS OF USE	10/655,822	NWW	7,048,073	S
TESTING METHODOLOGY AND APPARATUS FOR INTERCONNECTS	10/319,517		7,047,458	S
AN INTEGRATED CIRCUIT WITH IMPROVED CHANNEL STRESS PROPERTIES AND A METHOD	10/443,152	US-2004-0235236-A1	7,045,408	S
PRACTICAL CODING AND METRIC CALCULATION FOR THE LATTICE INTERFERED CHANNEL	10/214,630	AMM	7,036,071	S
APPARATUS AND METHOD FOR ADAPTING A LEVEL SENSITIVE DEVICE TO PRODUCE EDGE- TRIGGERED BEHAVIOR	10/449,332	US-2004-0243898-A1	7,032,149	US
METHOD, SYSTEM, AND ARTICLE OF MANUFACTURE FOR RUNNING DIAGNOSTICS RELATED TO A DEVICE	10/742,218	US-2005-0137831-A1	7,031,881	S
CONTROLLING THE LOCATION OF CONDUCTION BREAKDOWN IN PHASE CHANGE	10/633,869	US-2005-0032319-A1	7,029,978	S
APPARATUS AND METHOD FOR TIME SYNCHRONIZATION OF A PLURALITY OF MULTIMEDIA STREAMS	10/294,271		7,024,575	S
WALKING WEAVER IMAGE REJECT MIXER FOR RADIO METHOD AND APPARATUS FOR RECOVERING FROM AN OVERHEATED MICROPROCESSOR	10/043,746 09/751,601		7,013,120 7,017,062	S S
METHOD AND SYSTEM FOR SOFTWARE MODULARIZATION AND AUTOMATIC CODE GENERATION FOR EMBEDDED SYSTEMS	09/953,277		7,010,780	S
METHOD AND APPARATUS TO IMPROVE THE PROTECTION OF INFORMATION PRESENTED BY A COMPUTER	09/665,826		7,007,304	US

WIRE-BONDED PACKAGE WITH ELECTRICALLY INSULATING WIRE ENCAPSULANT AND THERMALLY CONDUCTIVE OVERMOLD	10/731,177	US-2004-0266068-A1	7,141,454	S
SYMBOLIC BUFFER ALLOCATION IN LOCAL CACHE AT A NETWORK PROCESSING ELEMENT	10/699,638	US-2005-0097295-A1	7,140,023	દ્ધ
METHOD AND APPARATUS FOR INTERSYSTEM CUT/COPY AND PASTE	09/823,215		7,139,842	S
PHASE CHANGE MEMORY WITH DAMASCENE MEMORY ELEMENT	10/949,090	US-2006-0073631-A1	7,135,696	S
METHOD TO REALIZE FAST SILICON-ON-INSULATOR (SOI) OPTICAL DEVICE	11/411,059	US-2006-0198572-A1	7,133,586	SS
METHOD TO REALIZE FAST SILICON-ON-INSULATOR (SOI) OPTICAL DEVICE	11/410,591	US-2006-0198597-A1	7,133,585	દ્ધ
EXTENSIBLE BIOS ERROR LOG COMPENSATING THE WORKFUNCTION OF A METAL GATE TRANSISTOR FOR ABSTRACTION BY THE GATE DIELECTRIC LAYER	09/737,140 10/900,666	US-2006-0024892-A1	7,124,412 7,125,762	S S
COMPUTER TELEPHONY SERVER WITH IMPROVED FLEXIBILITY	09/277,286		7,123,712	S
METHOD & APPARATUS FOR ADDING REAL-TIME PRIMITIVES	09/741,599		7,123,265	S
WAFER-LEVEL TEST STRUCTURE FOR EDGE-EMITTING SEMICONDUCTOR LASERS	10/659,898		7,122,391	S
DATA-FLOW METHOD FOR OPTIMIZING EXCEPTION-HANDLING INSTRUCTIONS IN	09/552,292		7,120,904	S
COAXIAL RADIO FREQUENCY ADAPTER AND METHOD	10/820,693	US-2004-0239334-A1	7,112,970	SU
METHOD AND APPARATUS FOR GENERATING TRAFFIC IN AN ELECTRONIC BRIDGE VIA A LOCAL CONTROLLER	10/104,341		7,111,103	S
METHOD AND APPARATUS FOR HARDWARE AND SOFTWARE CO-SIMULATION	09/495,150		7,107,202	SU
RESETTING PHASE CHANGE MEMORY BITS PHASE CHANGE MEMORY WITH A SELECT DEVICE HAVING A BREAKDOWN LAYER	11/058,797 10/948,884	US-2006-0181922-A1 US-2006-0073655-A1	7,099,180 7,105,408	S S
A MECHANISM TO IMPROVE AUTHENTICATION FOR REMOTE MANAGEMENT OF A COMPUTER SYSTEM	10/002,337		7,093,124	S
METHODS AND APPARATUSES FOR MANUFACTURING ULTRA THIN DEVICE LAYERS FOR INTEGRATED CIRCUIT DEVICES	10/661,738	US-2005-0059221-A1	7,091,108	S
INTERFACE TO A MEMORY SYSTEM FOR A PROCESSOR HAVING A REPLAY SYSTEM	10/690,634	2004-0083351	7,089,409	SU

DIELECTRIC WITH SIDEWALL PASSIVATING LAYER HEATING OPTICAL DEVICES SLOW MOTION DETECTION SYSTEM	10/379,061 11/151,010 10/076,817	US-2004-0175925-A1 US-2005-0232543-A1	7,176,122 7,177,502 7,180,429	S S S
ULTRA-THIN POLARIZATION MODE CONVERTERS BASED ON LIQUID CRYSTAL MATERIALS	11/189,543	US-2006-0018585-A1	7,174,060	S
FRONT SIDE HOT-SWAP CHASSIS MANAGEMENT MODULE	10/748,385	US-2005-0068722-A1	7,173,817	S
PREDICTIVE FILTERING OF REGISTER CACHE ENTRY	10/747,625		7,171,545	S
RUNTIME PREDICTION FRAMEWORK FOR CPU INTENSIVE APPLICATIONS	09/675,286		7,168,074	S
ELIMINATION OF POTENTIAL RENAMING STALLS DUE TO USE OF PARTIAL REGISTERS	10/608,121	US-2004-0268092 A1	7,162,614	S
CONFIGURABLE MULTI-PORT MULTI-PROTOCOL NETWORK INTERFACE TO SUPPORT PACKET PROCESSING	10/190,851		7,162,564	S
UNIVERSAL TELEPHONY INTERFACE POLARITY DETECTOR	09/996,255		7,162,028	S
SYNCHRONIZING DATA OR SIGNAL TRANSFER ACROSS CLOCKED LOGIC DOMAINS	10/038,956	US-2003-0123588-A1	7,161,999	S
DETERMINISTIC BANDWIDTH THROTTLING TO FACILITATE OPERATION OF A CONTROL UNIT	10/256,475	US-2004-0062253-A1	7,161,908	SS
A VARIABLE LATCH FORMATION OF SHUNT-LAYER FREE OVONIC UNIFIED MEMORY (OUM) DEVICES	10/391,893 11/038,336	US-2004-0183558-A1 US-2005-0136557-A1	7,160,127 7,161,225	S S
EFFICIENT ECHO CANCELLATION TECHNIQUES A TECHNIQUE FOR SYNCHRONIZING FAULTS IN A PROCESS HAVING A REPLAY SYSTEM	10/284,724 10/614,215		7,158,631 7,159,154	S S
METHOD AND APPARATUS FOR PROVIDING A SECURE-PRIVATE PARTITION ON A HARD DISK DRIVE OF A COMPUTER SYSTEM VIA IDE CONTROLLER	09/608,117		7,155,615	US
RECOVERY SCHEMES FOR REGISTER RENAMING STRUCTURES IN THE PRESENCE OF	09/750,095	2002-0087836	7,155,599	S
GROUND PLANE FOR INTEGRATED CIRCUIT PACKAGE RATE POLICING ALGORITHM FOR PACKET FLOWS REUSABLE, BUILT-IN SELF-TEST METHODOLOGY FOR COMPUTER SYSTEMS	10/873,817 10/137,753 10/393,223	US-2005-0280138-A1	7,154,175 7,154,853 7,155,370	มม
METHOD AND APPARATUS FOR TRUSTED KEYBOARD SCANNING	10/676,888	US-2005-0068203-A1	7,145,481	SU
DYNAMIC BIOS EXECUTION AND CONCURRENT UPDATE FOR A BLADE SERVER	10/448,696	US-2004-0243798-A1	7,143,279	S

US-2005-0149924-A1 10/746,975 SECURE BOOTING AND PROVISIONING US-2006-0123275-A1 11/321,012 APPARATUS AND METHOD FOR ADAPTING A LEVEL SENSITIVE DEVICE TO PRODUCE EDGE-
10/745,903 BUNDLE SKEW MANAGEMENT AND CELL SYNCHRONIZATION
10/402,125 APPARATUS AND METHOD FOR COMBINING WRITES TO I/O
10/334,841 VENTING OF PELLICLE CAVITY FOR A MASK
09/970,485 SHARING INFORMATION TO REDUCE REDUNDANCY IN HYBRID BRANCH PREDICTION
US-2006-0168311-A1 11/351,991
US-2004-0049371-A1 10/334,113
US-2005-0013190-A1 10/620,469 A MEMORY DRIVER ARCHITECTURE AND ASSOCIATED METHODS
09/965,223 GLOBAL I/O TIMING ADJUSTMENT USING CALIBRATED DELAY ELEMENTS
09/396,407 MAGNETIC INK ENCODING PEN US-2004-0267772-A1 10/609,954 APPARATUS, SYSTEM AND METHOD FOR UPDATING A SORTED LIST
10/231,863 SLAVE I/O DRIVER CALIBRATION USING ERROR
10/304,195 METHODS AND APPARATUSES USING A FIBER
09/565,215
US-2003-0188269-A1 10/107,628 COMPACTING CIRCUIT RESPONSES
09/967,108 INTELLIGENT FORWARDED TELEPHONE CALL
US-2005-0237331-A1 11/172,342 DYNAMIC COMPUTATION OF CHIPSET-SUPPORTED ACCELERATED GRAPHICS PORT
US-2006-0000353-A1 10/883.610 ELECTROMAGNETIC INTERFERENCE (EMI) FILTER WITH PASSIVE NOISE CANCELLATION
US-2005-0125645-A1 10/731,567 METHOD AND APPARATUS FOR PREDICTION FOR FORK AND JOIN INSTRUCTIONS IN SPECULATIVE EXECUTION
09/539,343 TRIMMING SURFACES 10/126,348 WAFER-LEVEL TEST STRUCTURE FOR EDGE-EMITTING SEMICONDUCTOR LASERS

REPAIRABLE TILED DISPLAYS FORMING A CARBON LAYER BETWEEN PHASE CHANGE LAYERS OF A PHASE CHANGE MEMORY	09/906,342 11/037,850	US-2003-0011724-A1 US-2006-0157689-A1	7,277,066 7,282,730	S
APPARATUS FOR PRECISE ALIGNMENT OF PACKAGING CAPS ON A SUBSTRATE	10/611,215	US-2004-0261262-A1	7,275,312	S
METHOD AND APPARATUS FOR DETERMINING AND DISPLAYING THE SERVICE LEVEL OF A DIGITAL TELEVISION BROADCAST SIGNAL	09/717,579		7,275,254	S
METHOD AND APPARATUS FOR LIMITING PORTS IN A REGISTER ALIAS TABLE HAVING HIGH- BANDWIDTH AND LOW-BANDWIDTH STRUCTURES	10/692,436	US-2005-0091475-A1	7,272,701	S
METHODS AND APPARATUS FOR DETERMINING A FLOATING-POINT EXPONENT ASSOCIATED WITH AN UNDERFLOW CONDITION OR AN OVERFLOW CONDITION	10/118,349	2003-0191787-A1	7,272,623	S
ISOLATING PHASE CHANGE MEMORY DEVICES VOLTAGE CONTROLLED OSCILLATOR (VCO) TUNING PROPERTY MANAGEMENT SYSTEM PROTOCOL AUTO-DETECTION	10/319,183 11/171,860 10/038,917	US-2007-0001775-A1	7,271,403 7,271,673 7,272,211	S S S S
PROCESSING REPLIES TO REQUEST PACKETS IN AN ADVANCED SWITCHING CONTEXT	10/934,640	US-2006-0050694-A1	7,260,661	S
FORMING PHASE CHANGE MEMORY ARRAYS READING PHASE CHANGE MEMORIES TO REDUCE READ DISTURBS	10/939,145 11/029,981	US-2006-0054991-A1 US-2006-0146600-A1	7,259,023 7,259,982	S
GENERATING ANIMATION FROM VISUAL AND AUDIO INPUT	10/266,226		7,257,538	S
PURGING GAS FROM A PHOTOLITHOGRAPHY ENCLOSURE BETWEEN A MASK PROTECTIVE DEVICE AND A PATTERNED MASK	10/759,641		7,256,872	S
METHOD AND STRUCTURE FOR IDENTIFYING LEAD-FREE SOLDER	09/964,746	AMM	7,251,880	S
QUEUE STRUCTURE WITH VALIDITY VECTOR AND ORDER ARRAY	10/874,998	US-2005-0289305-A1	7,249,230	CS
SHARING CLASSES BETWEEN PROGRAMS WIRELESS DEVICE ENCLOSURE USING PIEZOELECTRIC COOLING STRUCTURES	09/756,579 11/140,769	US-2002-0091867-A1 US-2006-0268534-A1	7,246,135 7,248,475	SS
PORTABLE COMPUTING DEVICE ADAPTED TO UPDATE DISPLAY INFORMATION WHILE IN A LOW POWER MODE	10/289,081		7,245,945	SS

US 7,320,033 09/ US 7,323,707 US-2006-0001016-A1 10/ US 7,324,516 10/ US 7,325,025 2003-0115237 10/ US 7,326,972 US-2006-000103-A1 10/ US 7,326,973 US-2005-0127506-A1 11/	US 7319947 09/	US 7,313,016 US-2006-0256613-A1 11/ US 7,317,310 US-2005-0053083-A1 10/ US 7,317,737 US-2005-0053083-A1 10/	US 7,308,563 09/ US 7,310,790 10/	US 7,308,470 US-2005-0125478-A1 10/	US 7,304,373 US-2006-0091508-A1 10/	7,302,652 7,302,756 US-2004-0262039-A1	US 7,299,433 US-2004-0250224-A1 10/	US 7,299,425 US-2004-0268273-A1 10/	7,296,060 2002-0107924	7,289,945 US-2004-0082230-A1	7,289,455 US-2005-0025055-A1	US 7,289,382 US-2005-0135170-A1 10/
09/917,320 DYNAMIC LOCAL DRIVE AND PRINTER SHARING 10/881,664 INITIALIZING PHASE CHANGE MEMORIES 10/217,644 DATA PACKET HEADER CONVERSION 10/020,447 IMPROVED LOOK-AHEAD CARRY ADDER CIRCUIT 10/880,988 INTERCONNECT STRUCTURE IN INTEGRATED CIRCUITS 11/049,435 A METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL	09/470,875 METHOD AND APPARATUS FOR PERFORMING DISTRIBUTED SIMULATION UTILIZING A SIMULATION BACKPLANE	11/486,872 RESETTING PHASE CHANGE MEMORY BITS 09/954,402 EMBEDDED PCB IDENTIFICATION 10/655,565 SYSTEMS AND METHODS FOR USING HDLC CHAN PROCESS MULTIPLE HDLC CHANNELS	09/968,278 DUAL-TARGET BLOCK REGISTER ALLOCATION 10/309,529 AUTOMATIC SYMBOLIC INDEXING METHODS FOR LATTICE DOMAIN	10/728,395 SMALLER AND LOWER POWER STATIC MUX CIRCUITRY IN GENERATING MULTIPLIER PARTIAL PRODUCT SIGNALS	10977,908 IMPROVED POWER DISTRIBUTION WITHIN A FOLDED FLEX PACKAGE METHOD AND APPARATUS APPARATUS 11/049,524 A METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL	LEAKAGE CONTROL IN INTEGRATED CIRCUIT BOND FINGER ON VIA SUBSTRATE, PROCESS AND METHOD OF ASSEMBLING SAME	10/458,537 TIMING ANALYSIS APPARATUS, SYSTEMS, AND METHODS	10/606,868 METHOD AND APPARATUS TO CREATE BYPASS LOGIC IN A DIGITAL CIRCUIT DESIGN	METHOD FOR AUTOMATICALLY	10/281,857 ANALYZING INTERCONNECT STRUCTURES	10/628,997 NETWORK STATISTICS	10/744,664 REWRITABLE FUSE MEMORY
CUITS DED BIT VALUE CHANGEABLE IN ANY	STRIBUTED SIMULATION UTILIZING A	CHANNEL CONTEXT TO SIMULTANEOUSLY	N FOR FORMAL VERIFICATION ON A SYMBOLIC	JUITRY IN GENERATING MULTIPLIER	-OLDED FIEX PACKAGE ME I HOD AND	MAKING SAME, PACKAGE MADE THEREB	ETHODS	OGIC IN A DIGITAL CIRCUIT DESIGN	IDENTIFYING AND ATTACHING RELATED			

S	SU	S	S	US	S	S	S	S	S	S	S	S	S	S	S	S	S S S S
																	7,327,370 7,328,313 RE38,674
																	US-2005-0243096-A1 US-2006-0224834-A1 5,244,843
09/409,522	09/350,269	09/344,453	09/259,394	09/258,060	09/250,940	09/156,272	09/148,392	09/122,270	09/004,052	09/000,712	08/965,592	08/944,041	08/874,821	08/799,654	08/772,016	08/623,672	11/174,662 11/094687 08/528,188 07/999,148
AUTOMATICALLY RECORDING VIDEO	TRANSMITTING DATA AND COMMANDS OVER A BUS	NETWORK ACCELERATOR SUBSYSTEM BASED ON SINGLE-CHIP NETWORK	CORRECTING NON-UNIFORMITY IN DISPLAYS	CALIBRATING PROJECTION DISPLAYS	SYSTEM AND METHOD FOR CONTROLLING AN ELECTRONIC DEVICE	PHOTOLITHOGRAPHY METHOD USING COHERENCE DISTANCE CONTROL	SELECTING DESIGN POINTS ON PARAMETER FUNCTIONS HAVING FIRST SUM OF CONSTRAINT SET AND SECOND SUM OF OPTIMIZING SET TO IMPROVE SECOND SUM WITHIN DESIGN CONSTRAINTS	ADVANCED REGISTER RENAMING SYSTEM FOR IMPROVED INSTRUCTION LEVEL	PORTABLE DIGITAL PHOTOGRAPH VIEWING APPARATUSES	METHOD AND APPARATUS FOR CHANGING THE FONT USED TO DISPLAY TEXT ENTERED INTO AN INFORMATION INPUT FIELD	METHOD AND APPARATUS FOR SEARCHING A MASS STORAGE MEDIUM	POLYSILICON POLISH FOR PATTERNING IMPROVEMENT	METHOD AND APPARATUS FOR SCRUBBING THE BOND PADS OF AN INTEGRATED CIRCUIT DURING WAFER SORT	METHOD AND APPARATUS FOR SCALING IMAGE DATA	METHOD AND APPARATUS FOR PERFORMING BLOCK BASED FREQUENCY DOMAIN	CLEANING STEP WHICH IMPROVES ELECTROMIGRATION PERFORMANCE OF INTERLAYER CONNECTION IN INTEGRATED CIRCUITS	MEMORY CONTROLLER HUB INTERFACE WRITE-BACK CACHE METHODS AND APPARATUS PROCESS FOR FORMING A THIN OXIDE LAYER METHOD AND APPARATUS FOR ANALYZING DIGITAL VIDEO IMAGES BY MERGING DISPLACEMENT VECTORS

U\$	Us	S S S	S	S	US	S	S	US	S	SU	Us	S	US	Us	SU	US	cs cs	US	US	S
		03-2002-0163301-A1 2002-0188806 2003-0014459	US-2002-0154098-A1			2002-0087833	2002-0087852	DUP1	SO											
09/895,113	09/894,136	09/891,523 09/893,868	09/836,978	09/835,034	09/817,711	09/749,725	09/749,405	09/732,115		09/723,210	09/715,529	09/676,175	09/611,938	09/609,496	09/608,637	09/603,800	09/524,701 09/533,024	09/515,556	09/478,994	09/471,964
METHOD OF SCHEDULING MODULES ON A CAROUSEL	SYSTEM FOR SHARING CHANNELS BY INTERLEAVING FLITS	LARGE FORMAT EMISSIVE DISPLAY PARALLEL CACHELETS CASCADED DOMINO FOUR-TO-TWO REDUCER CIRCUIT AND METHOD	LOCATING A POSITION ON A DISPLAY SCREEN	TIMING MULTIPLE EVENTS WITH A SINGLE TIMER	TWO-DIMENSIONAL PYRAMID FILTER ARCHITECTURE	A METHOD AND APPARATUS FOR DISTRIBUTED DISPERSAL LOGIC FOR PIPELINED	METHOD AND APPARATUS FOR PREDICTING BRANCHES USING A META PREDITOR	CLOCK NETWORK	APPARATUS FOR SHIELDING TRANSMISSION LINE EFFECTS ON A PRINTED CIRCUIT BOARD	PROVIDING A VALID INITIAL FRAME	METHOD AND APPARATUS FOR SYNCHRONIZING NETWORK POLICIES	METHOD AND APPARATUS FOR GENERATING AN EXPECTED TOP OF STACK DURING INSTRUCTION TRANSLATION	DYNAMICALLY LOCATING ICONS ON A VIDEO DISPLAY SCREEN	METHOD AND APPARATUS FOR FAST ARGUMENT REDUCTION IN A COMPUTING SYSTEM	METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN	COMBINED PROPAGATE/GENERATE/PARTIAL SUM CIRCUIT FOR SINGLE-RAIL ADDERS	MICROSCOPE WITH INFRARED IMAGING METHOD AND APPARATUS TO PROVIDE CLIENT-SIDE FILTERING IN A BROADCAST SYSTEM	OBSCURING VIDEO SIGNALS FOR CONDITIONAL ACCESS	SYSTEM AND METHOD FOR STALLING A DISPLAY CONTROLLER UPON REQUEST	REAL-TIME PERFORMANCE ASSESSMENT OF LARGE AREA NETWORK USER EXPERIENCE

Morgan Sprattler POTSmodem3

Schedule A

US	S	S	S Cs	S	S	S	US US	S	S	S	S	US US	S	S	US US	US	US US
	US-2004-0080356-A1	US-2004-0079388-A1	US-2004-0047408-A1		US-2004-0031031-A1	US-2004-0015763-A1	US-2003-0224535-A1	AMM			US-2003-0142058-A1			US-2003-0077076-A1		2003-0126179	US-2003-0011108-A1
10/288,021	10/280,926	10/278,535	10/238,669 10/253,229	10/228,617	10/215,549	10/202,624	10/160,641 10/179,790	10/154,948	10/112,194	10/062,863	10/062,268	10/041,543 10/061,907	10/027,053	09/999,784	09/964,502 09/982,242	09/956,903	09/904,269 09/951,904
PHOTOACTIVE ADHESION PROMOTER	COMPACT INPUT/OUTPUT SIGNAL DRIVER FOR ELECTROSTATIC DISCHARGE PROTECTION	REMOVING FLUORINE-BASED PLASMA ETCH RESIDUES	DATA LINK ANALYZER LOW LATENCY MEMORY ACCESS METHOD USING UNIFIED QUEUE MECHANISM	PROCESS AND APPARATUS FOR PACKAGING A TAPE SUBSTRATE	EXECUTING APPLICATIONS FROM A SEMICONDUCTOR NONVOLATILE MEMORY	TEST INTERFACE, SYSTEM, AND METHOD FOR TESTING COMMUNICATIONS DEVICES WITH NON-DETERMINISTIC LATENCY	FORMING FERROELECTRIC POLYMER MEMORIES CONTROLLING SNOOP ACTIVITIES USING TASK TABLE IN MULTIPROCESSOR SYSTEM	SEARCH RECEIVER USING ADAPTIVE DETECTION THRESHOLDS	TELEPHONE CONFERENCE BRIDGE PROVIDED VIA A PLURALITY OF COMPUTER TELEPHONY RESOURCE ALGORITHMS	A PROTOCOL DRIVER APPLICATION PROGRAMMING INTERFACE FOR OPERATING SYSTEMS	LCD CONTROLLER ARCHITECTURE FOR HANDLING FLUCTUATING BANDWIDTH CONDITIONS	METHOD AND APPARATUS FOR HEADER UPDATING DIGITAL CAMERA WITH ISO PICKUP SENSITIVITY ADJUSTMENT	BIT ERROR RATE TEST SYSTEM FOR MULTI-SOURCE AGREEMENT COMPLIANT	PORTABLE DOWNLOAD UNIT INCLUDING A MEMORY CHIP-TO-CD BURNER	NETWORK COMMUNICATION CASING METHOD AND APPARATUS TO EMULATE EXTERNAL IO INTERCONNECTION	SYMMETRIC CASCADED DOMINO CARRY GENERATE CIRCUIT	ASSEMBLING DISPLAY MODULES SYSTEM AND METHOD FOR SPLIT AUTOMATIC GAIN CONTROL

S	Ç	SS	US	S S	US :	<u> </u>	S S	S	US.	ଅ ଅ	S	S	S	S	S	US
US-2004-0254775-A1	US-2004-0246955-A1	US-2004-0236562-A1	WO BOOT OF TOO TO	US 2004-0220877 A1 US-2004-0243896-A1				2005-0262332	2003-0135715	US-2004-0132503-A1		NWW		US-2004-0102013-A1		JNG
10/461,217	10/454,790	10/445,272 10/453,115	10/438,146	10/428,286 10/436 775	10/427,377	10/407 160	10/425,987 10/426,044	10/404,384	10/351,444	10/331,122 10/335,012 10/336,629	10/324,692	10/322,902	10/309,472	10/306,320	10/304,303	10/299,135
METHOD AND APPARTUS TO CHARACTERIZE AN ELECTRONIC DEVICE	A METHOD AND PROCESS FOR DETERMINING A QUOTIENT	USING MULTIPLE SIMULATION ENVIRONMENTS METHOD AND APPARATUS FOR PREFETCHING BASED UPON TYPE IDENTIFIER TAGS	REDUCED AREA INTERSECTION BETWEEN ELECTRODE AND PROGRAMMING ELEMENT	MEDIA CENTER STORAGE DEVICE PROXY	FATIGUE LIFE SMART CONTROL POINTS		LOW POWER ADDER LOW POWER ADDER CIRCUIT UTILIZING BOTH STATIC AND DYNAMIC LOGIC	METHOD AND SYSTEM FOR BRANCH TARGET PREDICTION USING PATH INFORMATION	ENHANCED VIRTUAL RENAMING SCHEME AND DEADLOCK PREVENTION THEREFOR	ON-CHIP JITTER TESTING DIGITAL PHASE DETECTION WITH JITTER FILTER THERMAL MANAGEMENT FOR TELECOMMUNICATION DEVICES	PORTABLE DIGITAL PHOTOGRAPH VIEWING APPARATUSES	SUBSTRATE-IMPRINTING APPARATUS, METHODS OF MANUFACTURE, AND PRODUCTS FORMED THEREFROM	PARAMETRIC REPRESENTATION METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN	CODOPING OF SOURCE DRAINS USING CARBON OR FLUORINE ION IMPLANTS TO IMPROVE POLYSILICON DEPLETION	USE OF CHROMELESS PHASE SHIFT MASKS TO PATTERN CONTACTS	PROTECTIVE FILM FOR THE FABRICATION OF DIRECT BUILD-UP LAYERS ON AN ENCAPSULATED DIE PACKAGE

SU	US	US US	S	US	ଅ ଅ	S	US	US	US	S	S	S	US US	US	US	US
US-2005-0071846-A1	US-2005-0071795-A1	US-2005-0086508-A1 US-2005-066328-A1	US 2004-0162105 A1	US-2005-0060376-A1	US-2005-0102465-A1		US-2004-0267480-A1	US-2004-0287914-A1	US-2005-0050303-A1	2004 0267977		US 2005-0010683 A1	US-2004-0268032-A1 US-2004-0266184-A1	2004-0098565 US-2004-0284413-A1		US-2004-0258389-A1
10/677,081	10/676,893	10/666,077 10/669,309	10/663,165	10/660,876	10/629,093 10/641,614 10/654,252	10/628,597	10/612,293	10/611,617	10/611,380	10/610,855	10/610,713	10/610,104	10/609,714 10/609,963	10/601,172 10/603,859	10/465,666	10/463,651
PASSING PARAMETERS BY IMPLICIT REFERENCE	A METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DATAPATH LAYOUT USING A VECTOR EDITOR	REGISTER ALIAS TABLE CACHE METHOD AND APPARATUS TO PERFORM TASK SCHEDULING	ENHANCED GENERAL PACKET RADIO SERVICE (GPRS) MOBILITY MANAGEMENT	SECURE COMPUTER TELEPHONY INTEGRATION ACCESS	MANAGING A CACHE WITH PINNED DATA PROCESSING INSTRUCTIONS METHOD AND APPARATUS FOR MULTI-LINK EXTENSIONS AND BUNDLE SKEW	FASTENER INSTALLATION TOOL AND METHODS OF USE	SELECTIVE CONTROL OF TEST-ACCESS PORTS IN INTEGRATED CIRCUITS	METHOD, APPARATUS AND SYSTEM FOR CREATING EFFICIENT UNIVERSAL PLUG AND PLAY CONTROL POINTS	HIERARCHICAL REORDER BUFFERS FOR CONTROLLING SPECULATIVE EXECUTION IN A MULTI-CLUSTER SYSTEM	TOPOLOGY BASED REPLACEMENT ROUTING OF SIGNAL PATHS	A METHOD AND APPARATUS FOR INTEGRATED CIRCUIT SELF-DESCRIPTION	APPARATUS, SYSTEM AND METHOD FOR PERFORMING TABLE MAINTENANCE	A MODULAR CONTENT ADDRESSABLE MEMORY POST-DEPOSITION MODIFICATION OF INTERLAYER DIELECTRICS	INSTRUCTION QUEUE FOR AN INSTRUCTION PIPELINE DEVICE, SYSTEM AND METHOD FOR CHANNEL SCANNING	SYSTEM AND PROCESS TO CONTROL ELECTROPLATING A METAL ONTO A SUBSTRATE	PASS THROUGH MODE FOR A PERSONAL VIDEO RECORDER

US US	S	SU	S	SU	us	US	S S	CS	CS	S	S	US SU	S	S
US-2005-0239275-A1		US-2005-0240820-A1	US-2005-0210225-A1	US-2005-0251795-A1	US-2005-0204099-A1 US-2005-0202252-A1	US-2005-0188156-A1	US-2004-0159945-A1			CES	2005-0147036	US-2005-0122389-A1	US-2005-0077181-A1	US-2005-0077180-A1
10/832,178 10/842,752	10/817,263	10/815,904	10/805,947 10/814,398	10/805,106	10/799,555 10/799,928	10/783,621	10/774,869 10/774,952	10/761,395	10/761,394	10/758,055	10/749,271	10/723,413 10/743,397	10/682,276	10/682,275
COMPLIANT MULTI-COMPOSITION INTERCONNECTS DEVICE TO RECEIVE, BUFFER, AND TRANSMIT PACKETS OF DATA IN A PACKET SWITCHING NETWORK	PRESBYOPIC BRANCH TARGET PREFETCH METHOD AND APPARATUS	A METHOD AND APPARATUS FOR MULTIPROCESSOR DEBUG SUPPORT	HYBRID BRANCH PREDICTION METHOD AND APPARATUS FOR ANALOG COMPENSATION OF DRIVER OUTPUT SIGNAL SLEW RATE AGAINST DEVICE IMPEDANCE VARIATION	METHOD, SYSTEM, AND PROGRAM FOR OPTIMIZING CODE	METHOD AND APPARATUS TO WRITE BACK DATA USE OF ALTERNATIVE POLYMER MATERIALS FOR "SOFT" POLYMER PELLICLES	METHOD AND APPARATUS FOR DEDICATING CACHE ENTRIES TO CERTAIN STREAMS FOR PERFORMANCE OPTIMIZATION	UNDERFILL PROCESS FOR FLIP-CHIP DEVICE DIE-IN-HEAT SPREADER MICROELECTRONIC PACKAGE	DEVICE TO RECEIVE, BUFFER, AND TRANSMIT PACKETS OF DATA IN A PACKET SWITCHING NETWORK	DEVICE TO RECEIVE, BUFFER, AND TRANSMIT PACKETS OF DATA IN A PACKET SWITCHING NETWORK	SOCKET WARPAGE REDUCTION APPARATUS AND METHOD	METHOD AND APPARATUS FOR ENABLING AN ADAPTIVE REPLAY LOOP IN A PROCESSOR	MULTI-CONFERENCE STREAM MIXING SHIFTING AN INPUT SIGNAL FROM A HIGH-SPEED DOMAIN TO A LOWER-SPEED DOMAIN	MODIFIED ELECTROPLATING SOLUTION COMPONENTS IN A LOW-ACID ELECTROLYTE SOLUTION	MODIFIED ELECTROPLATING SOLUTION COMPONENTS IN A HIGH-ACID ELECTROLYTE SOLUTION

Morgan Sprattler POTSmodem3

Schedule A

US	US US	چ چ چ	S	Ĉ	US	S	US US	US	S	S	S	US	S	S	S
U\$-2005-0112793-A1	2005-0060154 2005-0060502-A1	US-2006-0072634-A1 US-2006-0075296-A1		US 2006-0062174 A1	US-2006-0054996-A1	US-2005-0054143-A1	US-2005-0014096-A1 20060053328	US-2006-0033217- A1	US-2008-0007855-A1	US-2006-0000806-A1	US-2006-0002425-A1	US-2006-0002172-A1	US-2004-0231886-A1		US-2005-0270983-A1
1 10/973,161	10/962,685 10/970,015	1 10/955,394 1 10/956,994	10/954,947	10/945,797	1 10/939,237	1 10/939,226	1 10/917,679 10/935,902	1 10/915,293	1 10/885,821 10/893,015	1 10/883,404	1 10/883,107	10/880,692	10/870,506	10/868,703	10/863,661
METHODS OF FORMING A HIGH CONDUCTIVITY DIAMOND FILM AND STRUCTURES FORMED THEREBY	VOICE DRIVEN WIRELESS POINTER MECHANISM TO GUARANTEE FORWARD PROGRESS FOR INCOMING COHERENT INPUT/OUTPUT (I/O) TRANSACTIONS FOR CACHING I/O AGENT ON ADDRESS CONFLICT WITH PROCESSOR TRANSACTIONS	CALIBRATION METHODS FOR TUNABLE LASERS METHOD, APPARATUS AND SYSTEM FOR DATA INTEGRITY OF STATE RETENTIVE ELEMENTS UNDER LOW POWER MODES	OVERHEAD PROCESSING AND GENERATION TECHNIQUES	DEVICE AND METHODS FOR INCREASING WIRELESS CONNECTION SPEEDS	BREAK DOWN FORMED MEMORY DEVICE WITH SELF ALIGNED GLUE LAYER	USING BENZOCYCLOBUTENE BASED POLYMERS AS UNDERFILL MATERIALS	PHOTOACTIVE ADHESION PROMOTER TRAINING PATTERN BASED DE-SKEW MECHANISM AND FRAME ALIGNMENT	FLIP-CHIPS ON FLEX SUBSTRATES, FLIP-CHIP AND WIRE-BONDED CHIP STACKS, AND METHODS OF ASSEMBLING SAME	PRIORITIZATION OF NETWORK TRAFFIC METHOD, SYSTEM, AND APPARATUS FOR TRACKING DEFECTIVE CACHE LINES	SUBSTRATE CARRIER FOR SURFACE PLANARIZATION	DETERMINING AVAILABLE BANDWIDTH IN A NETWORK	PROVIDING CURRENT FOR PHASE CHANGE MEMORIES	PCB DESIGN AND METHOD FOR PROVIDING VENTED BLIND VIAS	APPARATUS AND METHOD OF DYNAMIC USAGE PROFILE ACQUISITION AND UTILIZATION IN A WIRELESS MOBILE DEVICE	A METHOD AND APPARATUS TO MANAGE EXCEPTIONS IN NETWORK PROCESSORS

S S	US	S	S	S	S	S	US	S	S	S	SU	S	US	SU	S	S	US	US US
US-2008-0142991-A1 US-2008-0149917-A1 US-2008-0143687-A1	US-2006-0161688-A1	US-2006-0140226-A1	US-2006-019931-A1	US-2006-0143554-A1	US-2006-0143411-A1	US-2006-0136679-A1			US-2006-0129701-A1	US-2005-0083349-A1	US-2005-0099762-A1	US-2006-0110883-A1	US-2005-0100266-A1	US-2006-0106962-A1	US-2006-0107077-A1	US-2008-0105764-A1	US-2006-0106954-A1	US 2006-0117231 A1 US-2006-0091492-A1
11/025,116 11/027.784 11/027,913	11/024956	11/024,928	11/024,164	11/022,212	11/021,323	11/018958	11/015,967	11/015,965	11/012,316	11/005,694	11/003956	10/997,609	10/994,021	10/992,250	10/989,948	10/989,539	10/988,417	10/976,572 10/977,186
REMOTE USB NETWORK DEVICE CONTROL SECURE MEMORY CONTROLLER SECURE CONTROLLER FOR BLOCK ORIENTED STORAGE	SYSTEMS AND METHODS FOR EFFICIENT OPERATIONS OF COMPONENTS IN A WIRELESS COMMUNICATIONS DEVICE	TECHNIQUES FOR PROCESSING TRAFFIC TRANSMITTED OVER ADVANCED SWITCHING COMPATIBLE SWITCH FABRICS	RUNAHEAD EXECUTION IN A CENTRAL PROCESSING UNIT	SCALABLE TRACEBACK TECHNIQUE FOR CHANNEL DECODER	TECHNIQUES TO MANAGE PARTITION PHYSICAL MEMORY	PROTECTED PROCESSING APPARATUS, SYSTEMS, AND METHODS	METHOD AND APPARATUS FOR PROVIDING A CONNECTION MATRIX	METHOD AND APPARATUS FOR CHANNEL HEALTH ENCODING	COMMUNICATING AN ADDRESS TO A MEMORY DEVICE	PHYSICALLY INTERACTING WITH A PROCESSOR-BASED DISPLAY	CAPACITOR	METHOD FOR FORMING A MEMORY DEVICE	METHOD AND APPARATUS FOR WAFER LEVEL TESTING OF INTEGRATED OPTICAL WAVEGUIDE CIRCUITS	METHOD FOR IMPLEMENTATION OF USB ON-THE-GO	PROGRAMMABLE POWER TRANSITION COUNTER	ADAPTIVE WIRELESS NETWORKS AND METHODS FOR COMMUNICATING MULTIMEDIA IN A PROACTIVE ENTERPRISE	MEMORY REUSE FOR MULTIPLE ENDPOINTS IN USB DEVICE	ADAPTIVE COMMUNICATION INTERFACE DEPOSITING TITANIUM SILICON NITRIDE FILMS FOR FORMING PHASE CHANGE MEMORIES

<u>-</u>

Schedule A

SEGMENTED COMPLEX DIFFRACTION GRATINGS PERIPHERAL INTERFACE ALERT MESSAGE FOR DOWNSTREAM DEVICE	11/145,291 11/156,838	US-2005-0225861-A1 US-2006-0288098-A1	CS CS
SEGMENTED COMPLEX DIFFRACTION GRATINGS	11/145,251	US-2005-0231804-A1	S
SEGMENTED COMPLEX DIFFRACTION GRATINGS	11/144,583	US-2005-0225860-A1	S
METHOD AND APPARATUS FOR REORDERING MEMORY REQUESTS FOR PAGE COHERENCY	11/137,700	US-2005-0248579-A1	US
DEVICE AND METHOD FOR MAXIMIZING PERFORMANCE ON A MEMORY INTERFACE WITH A VARIABLE NUMBER OF CHANNELS	11/137,314		S
METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN	11/124,315	US-2005-0192789-A1	SU
HEATING PHASE CHANGE MATERIAL PULSED DC AND RF PHYSICAL VAPOR DEPOSITION CLUSTER TOOL	11/103,188 11/114,261	US-2006-0226410-A1 US-2006-0239800-A1	S
LOW LOCALITY-OF-REFERENCE SUPPORT IN A MULTI-LEVEL CACHE HIERACHY	11/101,785	US-2006-0230235-A1	S
METHODS OF FORMING A HIGH CONDUCTIVITY DIAMOND FILM AND STRUCTURES FORMED	11/100,885	US-2005-0189544-A1	US
PROGRAMMABLE CURRENT LOAD SYSTEMS AND METHODS	11/095,950	US-2006-0224337-A1	.US
Structures	,		
Sorting Of Carbon Nanotubes Through Selective DNA Delamination Of DNA/Carbon Nanotube Hybrid	11/095,414	US-2006-0223068-A1	SU
DIFFERENTIAL DELAY COMPENSATION FLASH MEMORY CELL HAVING REDUCED FLOATING GATE TO FLOATING GATE COUPLING	11/093,907 11/095,330	US-2006-0221944-A1 US-2006-0228858-A1	S S
LOCKING ENTRIES INTO TRANSLATION LOOKASIDE BUFFERS	11/092,432	US-2006-0224857-A1	US
METHOD AND APPARATUS FOR MONITORING PATH STATISTICS	11/090,571	US-2006-0215567-A1	S
Power Mode Change Voltage Control In A Computerized System	11/069,924	US-2006-0200684-A1	SO
NON STROBE SENSING CIRCUIT I/O ARCHITECTURE FOR INTEGRATED CIRCUIT PACKAGE	11/053,786 11/063,963	US-2005-0145885-A1	S
TECHNIQUES FOR TRANSPOSITION OF A MATRIX ARRANGED IN A MEMORY AS MULTIPLE ITEMS PER WORD	11/050,369	US-2006-0190517-A1	SS
PROVIDING OPTICAL ELEMENTS OVER EMISSIVE DISPLAYS	11/032,828	US-2005-0206807-A1	S

Morgan Sprattler POTSmodem3

Schedule A

11/248,488 11/251,664 11/253,377 11/271,778
488 FORMING HEATERS FOR PHASE CHANGE MEMORIES
11/241,339 ERROR PROTECTION TECHNIQUES FOR FRAMES ON A WIRELESS NETWORK
11/240,004 METHOD AND APPARATUS FOR OPTIMIZING FLASH DEVICE ERASE DISTRIBUTION
11/225,303 TECHNIQUES TO TRANSMIT AND DUPLEX WITH CHANNEL KNOWLEDGE AT A BASE STATION
11/218,371 POWER LOSS RECOVERY IN NON-VOLATILE MEMORY
11/207,305 MODIFIED ELECTROPLATING SOLUTION COMPO
11/193,952 FABRICATING SUB-LITHOGRAPHIC CONTACTS 11/197,806 ACTIVE PHASE CANCELLATION FOR INDUCTOR /
11/189,448 Universal Nonvolatile Memory Boot Mode 11/192,025 METHOD AND SYSTEM FOR USING INTERNAL FIFO RAM TO IMPROVE SYSTEM BOOT TIMES
11/188,420 A MECHANISM TO IMPROVE AUTHENTICATION FI
11/185,488 PHASE CHANGE MEMORY WITH U-SHAPED CHALCOGENIDE CELL
11/173,760 CURRENT SENSING METHOD FOR INTEGRATED
11/173,218 FREQUENCY-DEPENDENT VOLTAGE CONTROL IN DIGITAL LOGIC
11/170,110 DEVICE, SYSTEM AND METHOD FOR WIRELESS
11/169,537 PIXEL DATA COMPRESSION FROM CONTROLLER
11/168,780 REDUCING OXIDATION OF PHASE CHANGE MEMORY ELECTRODES
11/167,495 METHOD OF FORMING A MULTI-DIE SEMICONDUCTOR PACKAGE
11/166,143 METHOD AND SYSTEM FOR TRANSFERRING MESSAGES TO A MOBILE STATION ACCORDING TO SPECIFIC PARAMETERS

S	S	S	S	US	S	S	US US	S	S	SU	SN	S	SU	US	CS	S
US-2006-0175068-A1	US-2007-0234189-A1	US-2007-0230539-A1	US-2007-0230804-A1	US-2007-0230638-A1	US-2007-0227878-A1	US-2007-0204121-A1	US-2006-0168442-A1 US-2007-0192830-A1	US-2006-0121936-A1			US-2006-0149918-A1	US-2006-0106993-A1	US-2006-0098524-A1	US-2006-0074619-A1 US-2007-0120588-A1	US-2006-0078198-A1	US-2007-0111492-A1
11/396,769	11/396,329	11/394,994	11/394,929	11/394,533	11/392,135	11/361,228	11/351,934 11/354,676	11/338,932	11/334,729	11/325,961	11/323,473	11/321,632	11/303,417	11/285,565 11/291,204	11/283,376	11/274,622
FASTENER INSTALLATION TOOLS, SYSTEMS, AND METHODS OF USE	SYSTEM AND METHOD FOR REDUCING FALSE ALARM IN THE PRESENCE OF RANDOM	WIRELESS COMMUNICATIONS WITH AUXILIARY ANTENNAS	ENCODING TECHNIQUES EMPLOYING NOISE-BASED ADAPTATION	METHOD AND APPARATUS TO EFFICIENTLY CONFIGURE MULTI-ANTENNA EQUALIZERS	FORMING OVONIC THRESHOLD SWITCHES WITH REDUCED DEPOSITION CHAMBER GAS PRESSURE	MOVEABLE LOCKED LINES IN A MULTI-LEVEL CACHE	CONSOLE REDIRECTION AMONG LINKED COMPUTERS SECURITY MODULE HAVING ACCESS LIMITED BASED UPON SECURITY LEVEL OF CODE SEEKING ACCESS	PORTABLE COMPUTING DEVICE ADAPTED TO UPDATE DISPLAY INFORMATION WHILE IN A LOW POWER MODE	REPAIRABLE TILED DISPLAYS	LARGE FORMAT EMISSIVE DISPLAY	MEMORY WITH MODIFIABLE ADDRESS MAP	MECHANISM FOR HANDLING EXPLICIT WRITEBACK IN A CACHE COHERENT MULT-NODE ARCHITECTURE	FORMING PLANARIZED SEMICONDUCTOR STRUCTURES	RECOGNIZING SIGNALS IN DESIGN SIMULATION LOW-JITTER CLOCK DISTRIBUTION	APPARATUS AND METHOD FOR IMAGER DEVICE COLOR CALIBRATION USING SPECTRAL LIGHT SOURCE	A STRUCTURED, ELECTRICALLY-FORMED FLOATING GATE FOR FLASH MEMORIES

S S	S S	S S	S	S	SU	SU	SS	S S	S S	S	US	US	SUS	S S S
			US-2007-0102817-A1	US-2007-0105312-A1			US-2007-0093103-A1 US-2007-0037350-A1	US-2007-0050181-A1	US-2007-0026566-A1			US-2006-0294321-A1	US-2006-0265541-A1	US-2007-0254446-A1 US-2006-0186924-A1 US-2006-0225031-A1
60/287,707 60/315,797	60/140,705 60/282,961	11/823,518 60/090,939	11/616,164	11/615,862	11/606,800	11/595,055	11/561,684 11/582,881	11/545,234 11/553,905	11/529,987 11/542,712	11/529,022	11/527,895	11/514,802	11/462,264	11/411,311 11/411,647 11/437,352
PARALLEL CACHELETS UNIVERSAL TELEPHONY INTERFACE POLARITY DETECTOR	DIGITAL IMPAIRMENT LEARNING SEQUENCE COMPOSITE DIFFRACTION GRATINGS FOR SIGNAL PROCESSING AND OPTICAL CONTROL APPLICATIONS	HIGH DENSITY NOR FLASH ARRAY ARCHITECTURE SINGLE-CHIP NETWORK PROCESSOR & INTERFACE SYSTEM	METHOD AND APPARATUS FOR REDUCING ELECTRICAL INTERCONNECTION FATIGUE	MEMORY CELL WITH NANOCRYSTAL AS DISCRETE STORAGE ELEMENT	A PHASE CHANGE MEWORY CELL HAVING A TAPERED MICROTRENCH	READ WINDOW IN CHALCOGENIDE SEMICONDUCTOR MEMORIES	VARIABLE LATCH FLASH MEMORY CELL HAVING REDUCED FLOATING GATE TO FLOATING GATE COUPLING	ASYMMETRIC CHALCOGENIDE DEVICE ANTECEDENT STRENGTHENING TO PERFORM GENERALIZED TRAJECTORY EVALUATION	ARCHITECTURE FOR VIRTUAL SECURITY MODULE PHASE CHANGE MEMORY WITH DAMASCENE MEMORY ELEMENT	AUTHENTICATING DATA RETURNED FROM NON-VOLATILE MEMORY COMMANDS	COMPOSITE ORGANIC INORGANIC NANOCLUSTERS AS CARRIERS AND IDENTIFIERS OF TESTER MOLECULES	COMMUNICATION REGISTERS FOR PROCESSING ELEMENTS	METHOD AND APPARATUS FOR GENERATING TRAFFIC IN AN ELECTRONIC BRIDGE VIA A LOCAL CONTROLLER	SELF-ALIGNED BIPOLAR JUNCTION TRANSISTORS VOLTAGE-LEVEL CONVERTER METHOD AND APPARATUS FOR ACCESSING THREAD-PRIVATIZED GLOBAL STORAGE OBJECTS

60/447,665 60/317,802

S S

TIME VARYING FILTER WITH ZERO AND/OR POLE MIGRATION

Schedule A

ENHANCED GPRS MOBILITY MANAGEMENT

PATENT

REEL: 032399 FRAME: 0688

RECORDED: 02/26/2014