

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT3079113

SUBMISSION TYPE:	NEW ASSIGNMENT	
NATURE OF CONVEYANCE:	ASSIGNMENT	
CONVEYING PARTY DATA		
Name		Execution Date
FREESCALE SEMICONDUCTOR, INC.		06/29/2012
RECEIVING PARTY DATA		
Name:	ZOZO MANAGEMENT, LLC	
Street Address:	1209 ORANGE STREET	
City:	WILMINGTON	
State/Country:	DELAWARE	
Postal Code:	19801	
PROPERTY NUMBERS Total: 86		
Property Type	Number	
Patent Number:	6020261	
Patent Number:	5615473	
Patent Number:	6211530	
Patent Number:	6248459	
Patent Number:	6270568	
Patent Number:	6709989	
Patent Number:	6087267	
Patent Number:	6477692	
Patent Number:	6801322	
Patent Number:	5666288	
Patent Number:	5619418	
Patent Number:	5796985	
Patent Number:	5790416	
Patent Number:	5901065	
Patent Number:	5506450	
Patent Number:	6709312	
Patent Number:	5774358	
Patent Number:	5799172	
Patent Number:	6944755	
Patent Number:	7086027	
Patent Number:	6246973	

PATENT

Property Type	Number
Patent Number:	5554889
Patent Number:	5410548
Patent Number:	5587883
Patent Number:	5596172
Patent Number:	5480835
Patent Number:	5508230
Patent Number:	5617035
Patent Number:	5587605
Patent Number:	5589402
Patent Number:	6254685
Patent Number:	5517141
Patent Number:	5583747
Patent Number:	5724557
Patent Number:	5532175
Patent Number:	5968849
Patent Number:	5783475
Patent Number:	5940779
Patent Number:	5743788
Patent Number:	6263605
Patent Number:	6514126
Patent Number:	6361675
Patent Number:	6726826
Patent Number:	6480998
Patent Number:	6952812
Patent Number:	6931611
Patent Number:	6910025
Patent Number:	6536026
Patent Number:	6651227
Patent Number:	7007253
Patent Number:	6925622
Patent Number:	6944806
Patent Number:	7093223
Patent Number:	6925542
Patent Number:	6933614
Patent Number:	6924232
Patent Number:	6933599
Patent Number:	6894937
Patent Number:	7039883
Patent Number:	6920586

PATENT

Property Type	Number
Patent Number:	7287194
Patent Number:	7195963
Patent Number:	7176133
Patent Number:	7717060
Patent Number:	7402472
Patent Number:	5790415
Patent Number:	5751593
Patent Number:	5920484
Patent Number:	5984510
Patent Number:	6006024
Patent Number:	5987086
Patent Number:	5899745
Patent Number:	5754454
Patent Number:	5903471
Patent Number:	6075934
Patent Number:	6174810
Patent Number:	5966306
Patent Number:	5999717
Patent Number:	5985748
Patent Number:	6221537
Patent Number:	6321186
Patent Number:	6493854
Patent Number:	6165567
Patent Number:	6378112
Patent Number:	6326301
Patent Number:	6551919

CORRESPONDENCE DATA

Fax Number: (512)853-8801

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 512-853-8800

Email: dddeluca@intprop.com

Correspondent Name: DAWN DELUCA

Address Line 1: 1120 SOUTH CAPITAL OF TEXAS HIGHWAY

Address Line 2: BUILDING 2, SUITE 300

Address Line 4: AUSTIN, TEXAS 78746

ATTORNEY DOCKET NUMBER:	6686-00000
NAME OF SUBMITTER:	B. NOEL KIVLIN
SIGNATURE:	/B. Noel Kivlin/

PATENT

REEL: 034038 FRAME: 0948

DATE SIGNED:

10/23/2014

Total Attachments: 14

source=Freescale to Zozo 6 29 12 Assignment#page1.tif
source=Freescale to Zozo 6 29 12 Assignment#page2.tif
source=Freescale to Zozo 6 29 12 Assignment#page3.tif
source=Freescale to Zozo 6 29 12 Assignment#page4.tif
source=Freescale to Zozo 6 29 12 Assignment#page5.tif
source=Freescale to Zozo 6 29 12 Assignment#page6.tif
source=Freescale to Zozo 6 29 12 Assignment#page7.tif
source=Freescale to Zozo 6 29 12 Assignment#page8.tif
source=Freescale to Zozo 6 29 12 Assignment#page9.tif
source=Freescale to Zozo 6 29 12 Assignment#page10.tif
source=Freescale to Zozo 6 29 12 Assignment#page11.tif
source=Freescale to Zozo 6 29 12 Assignment#page12.tif
source=Freescale to Zozo 6 29 12 Assignment#page13.tif
source=Freescale to Zozo 6 29 12 Assignment#page14.tif

ASSIGNMENT

This Assignment by Freescale Semiconductor, Inc., a corporation duly authorized under the laws of the State of Delaware (hereinafter the "Assignor") witnesseth:


WHEREAS, Assignor is the owner of certain rights, title and interest in and to the patents and patent applications set forth on Schedule A hereto (hereinafter the "Patents and Applications");

WHEREAS, **ZOZO Management, LLC**, a corporation duly organized under and pursuant to the laws of the State of Delaware, and having a principal place of business at 1209 Orange Street, Wilmington, DE 19801 (hereinafter the "Assignee"), is desirous of acquiring the entire right, title and interest in and to said Patents and Applications for Letters Patent of the United States or foreign, and in and to any Letters Patent or Patents, United States or foreign, to be obtained therefor and thereon;

NOW, THEREFORE, for good and valuable consideration, the receipt and adequacy of which is hereby acknowledged, said Assignor has sold, assigned, transferred and set over, and by these presents does sell, assign, transfer and set over, unto said Assignee, its successors, legal representatives and assigns, Assignor's interest in the entire right, title and interest in and to the above-mentioned Patents and Applications, application for Letters Patent, and any and all Letters Patent or Patents in the United States of America and all foreign countries which may be granted therefor and thereon, and in and to any and all divisions, continuations, and continuations-in-part of said application, or reissues or extensions of said Letters Patent or Patents, and all rights under the International Convention for the Protection of Industrial Property, the same to be held and enjoyed by said Assignee, for its own use and behalf and the use and behalf of its successors, legal representatives and assigns, to the full end of the term or terms for which Letters Patent or Patents may be granted, as fully and entirely as the same would have been held and enjoyed by the Assignor, had this sale and assignment not been made. Assignor does hereby sell, assign, transfer, and convey to Assignee, its successors, legal representatives, and assigns all claims for damages and all remedies arising out of any violation of the rights assigned hereby that may have accrued prior to the date of assignment to Assignee, or may accrue hereafter including, but not limited to, the right to sue for, collect, and retain damages for past infringement of the said Patents and Applications before or after issuance.

IN TESTIMONY WHEREOF, 29 day of June 2012.

Freescale Semiconductor, Inc.

By: 

Changhae Park, PhD
Vice President
Freescale Semiconductor, Inc.

SCHEDULE "A" to Assignment

	Patent	Docket #	Country	App #	FilDate	IssDate	Inventors	Title	Status
1	5395740	CM00596L-US	US	08/010224	27-Jan-1993	07-Mar-1995	SWIRBEL, THOMAS J.; DAVIS, JAMES L.; ARLEDGE, JOHN K.	METHOD FOR FABRICATING ELECTRODE PATTERNS	Dropped
	5480822	CM00596L- USD01	US	08/075147	18-Jul-1994	24-Oct-1995	SWIRBEL, THOMAS J.; DAVIS, JAMES L.; ARLEDGE, JOHN K.	METHOD FOR FABRICATING ELECTRODE PATTERNS	Granted
2	5375188	CM00731L-US	US	08/085807	06-Jul-1993	03-Jan-1995	GOLD, GLENN; SUPPESLA, ANTHONY S.; SUPPESLA, ANTHONY J.	ENCAPSULATED ELECTRONIC COMPONENT HAVING A HEAT DIFFUSING LAYER	Granted
3	6020361	CM02739L-US	US	09/323258	01-Jun-1998	01-Feb-2000	WEINMAN, DOUGLAS H.	PROCESS FOR FORMING HIGH ASPECT RATIO CIRCUIT FEATURES	Granted
4	6945618 S	CR07975-DE	DE	84111746.7	28-Jul-1984	25-Oct-2000	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	HALBLEITERSCHWELNUNG GESCHUETZT DURCH DODEN	Dropped
	EP06458 17	CR07975-EP	EP	84111746.7	28-Jul-1984	25-Oct-2000	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Inactive
	EP06458 17	CR07975-FR	FR	84111746.7	28-Jul-1984	25-Oct-2000	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Dropped
	EP06458 17	CR07975-GB	GB	84111746.7	28-Jul-1984	25-Oct-2000	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Dropped
		CR07975-JP	JP	5-202803	05-Aug-1994		WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Inactive
	EP06458 17	CR07975-SE	SE	84111746.7	28-Jul-1984	25-Oct-2000	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Dropped
	5395853	CR07975-US	US	08/111326	24-Aug-1993	21-Mar-1995	WEITZEL, CHARLES E.; HALCHIN, DAVID J.	DIODE PROTECTED SEMICONDUCTOR DEVICE	Granted
5	4142114	CR08321-JP	JP	5-221932	26-Aug-1994	20-Jun-2008	TEHRANI, SAIED NIKDO; ZHU, X THEODORE; GORDONKIN, HERBERT; SHEN, JUN	COMPLEMENTARY HETEROJUNCTION DEVICE AND METHOD OF FABRICATING	Granted
	5349214	CR08321-US	US	08/119554	13-Sep-1993	20-Sep-1994	TEHRANI, SAIED NIKDO; ZHU, X THEODORE; GORDONKIN, HERBERT; SHEN, JUN	COMPLEMENTARY HETEROJUNCTION DEVICE	Granted
	5427965	CR08321-USD01	US	08/252290	20-Jun-1994	27-Jun-1995	TEHRANI, SAIED NIKDO; ZHU, X THEODORE; GORDONKIN, HERBERT; SHEN, JUN	METHOD OF FABRICATING A COMPLEMENTARY HETEROJUNCTION FET	Granted
6	5424858	CR08391-US	US	08/161908	08-Dec-1993	13-Jun-1998	DYDYK, MICHAEL, GOLIJO; JOHN MICHAEL HIGGINS JR, ROBERT J. ARVANITIS, ARISTOTELIS S.	A FERRITE/SEMICONDUCTOR RESONATOR/FILTER AND METHOD OF FABRICATION	Dropped
	5615473	CR08391-USD01	US	08/453855	30-May-1995	01-Apr-1997	DYDYK, MICHAEL, GOLIJO; JOHN MICHAEL HIGGINS JR, ROBERT J. ARVANITIS, ARISTOTELIS S.	METHOD OF MAKING A FERRITE/SEMICONDUCTOR RESONATOR/FILTER	Granted
7	4095373	CR08519-JP	JP	5-271805	12-Oct-1984	21-Mar-2008	TSUI, RAYMOND K.	METHOD OF FORMING A QUANTUM MULTI-FUNCTION SEMICONDUCTOR DEVICE	Granted
	5371038	CR08519-US	US	08/139180	21-Oct-1993	08-Dec-1994	TSUI, RAYMOND K.	METHOD OF FORMING A QUANTUM MULTI-FUNCTION SEMICONDUCTOR DEVICE	Granted
8	6211530	CR98-084-US	US	09/097035	12-Jun-1998	03-Apr-2001	GORDONKIN, HERBERT; TSUI, RAYMOND K.; ZHANG, RUTH Y.; SHIRALOGU, KUMAR	SPARSE-CARRIER DEVICES AND METHOD OF FABRICATION	Granted
8	21,001,20 218.3	JG98-003-CN	CN	00120218.9	13-Jul-2000	07-Apr-2004	WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Granted
		JG98-003-EP	EP	00106227.2	22-Mar-2000		WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Inactive
		JG98-003-HK	HK	02104104.3	31-May-2002		WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Inactive
		JG98-003-JP	JP	2000-65098	05-Mar-2000		WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Inactive
		JG98-003-KR	KR	10-2000- 0012758	14-Mar-2000		WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Inactive
		JG98-003-SG	SG	2000030968- 3	17-Jul-2000		WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Inactive
	44- 158099	JG98-003-TW	TW	89104672	19-Mar-2000	01-Jul-2002	WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Granted
	6245459	JG98-003-US	US	99/274268	22-Mar-1999	18-Jun-2001	WANG, JUN NMI; OOMS, WILLIAM JAY; HALLMARK, JERALD A.	SEMICONDUCTOR STRUCTURE HAVING A CRYSTALLINE ALKALINE EARTH METAL OXIDE INTERFACE WITH SILICON	Granted

10	ZL98120285.3	JG99-010-CN	CN	00120255.3	14-Jul-2000	07-Apr-2004	DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Granted
		JG99-010-EP	EP	00115127.3	12-Jul-2000		DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Inactive
		JG99-010-JP	JP	2000-213805	14-Jul-2000		DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Inactive
		JG99-010-KR	KR	10-2000-0038467	11-Jul-2000		DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Inactive
	85711	JG99-010-SG	SG	200000682-5	03-Jul-2000	21-Oct-2002	DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Granted
	NI-147864	JG99-010-TW	TW	59114108	14-Jul-2000	01-Jan-2002	DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Granted
	8270888	JG99-010-US	US	593654173	15-Jul-1999	07-Aug-2001	DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY; RAMDANI, JAMAL	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE WITH REDUCED LEAKAGE CURRENT DENSITY	Granted
11	ZL98131682.1	JG99-015-CN	CN	00131582.1	24-Oct-2000	06-Apr-2005	RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Granted
		JG99-015-EP	EP	00122999.9	23-Oct-2000		RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Dropped
		JG99-015-JP	JP	2000-329458	23-Oct-2000		RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Inactive
	714378	JG99-015-KR	KR	10-2000-0066223	13-Oct-2000	26-Apr-2007	RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Granted
	99871	JG99-015-SG	SG	200000582-2	03-Oct-2000	30-Apr-2004	RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Granted
	NI-148130	JG99-015-TW	TW	59120550	03-Oct-2000	11-Dec-2001	RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Granted
		JG99-015-US	US	59423945	25-Oct-1999		RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Inactive
		JG99-015-USC01	US	10-198198	11-Jun-2002		RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON	Inactive
8	8209859	JG99-015-USPC1	US	08086408	01-Jun-2001	23-Mar-2004	RAMDANI, JAMAL; DROOPAD, RAVINDRANATH, YU, ZHIYI JIMMY	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A MONOCRYSTALLINE METAL OXIDE INTERFACE WITH SILICON	Granted
12	5483306	PT0027711-US	US	08080488	19-Apr-1993	31-Oct-1995	BERRY, JAMES E, FACE, GARY LEE, HEROLD, BARRY W, MCLAUGHLIN, KEVIN T, GRAHAM-MEIGHAN, MARGARET	APPARATUS FOR DETECTING COMPLETION OF ENERGY TRANSFER IN AN INDUCTIVE DC TO DC CONVERTER	Granted
13	5345236	PT0028511-US	US	08044881	10-Apr-1993	18-Sep-1994	BASCOCK, MARK H	SCALED REFERENCE ANALOG TO DIGITAL CONVERSION CIRCUITRY AND METHOD OF OPERATION	Granted
14	8337097	PT0047110-US	US	08147235	04-Nov-1993	09-Aug-1994	BARRETT JR, RAYMOND L, HEROLD, BARRY W	HIGH EFFICIENCY CLASS AB TRANS CONDUCTANCE AMPLIFIER	Granted
15	8087267	EC00688A-US	US	08036048	04-Mar-1988	11-Jul-2000	DOCKREY, J WILLIAM, THOMAS, PATRICK K, HARTMAN, DENNIS C	PROCESS FOR FORMING AN INTEGRATED CIRCUIT	Granted
		SC00688A-WO	WO	88-02723	19-Dec-1988		DOCKREY, J WILLIAM, THOMAS, PATRICK K, HARTMAN, DENNIS C	SELECTIVE ETCH PROCESS HAVING REDUCED CARBON EFFECT	Inactive
16	89722287.5	SC0037WR-DE	DE	87919763.8	23-Jan-1997	21-May-2003	MARCHENKO, ALEXANDER MICHALOVITCH, PLUS, ANDREY PETROVITCH, SHIRO, EUGENE, SOTNIKOV, MIKHAIL ANATOLEVITCH, TOPOUZOV, IGOR	A METHOD FOR MANUFACTURING AN ELECTRONIC DEVICE HAVING A CHA NREL	Dropped
	EP1010108	SC0037WR-EP	EP	87919763.8	23-Jan-1997	21-May-2003	MCGUINNESS, PATRICK J, MARCHENKO, ALEXANDER MICHALOVITCH, PLUS, ANDREY PETROVITCH, SHIRO, EUGENE, SOTNIKOV, MIKHAIL ANATOLEVITCH, TOPOUZOV, IGOR, MCGUINNESS, PATRICK J	A METHOD FOR MANUFACTURING AN ELECTRONIC DEVICE HAVING A CHA NREL	Inactive

22	5619418	SC025834-US	US	08/090210	18-Feb-1995	08-Apr-1997	BLAAUN, DAVID T.; NORTON, JOSEPH W.; JONES, LARRY G.; MISRA, SUSANTA; BAHAR, RUTH I.	LOGIC GATE SIZE OPTIMIZATION PROCESS FOR AN INTEGRATED CIRCUIT WHEREBY CIRCUIT SPEED IS IMPROVED WHILE CIRCUIT AREA IS OPTIMIZED	Granted
23	5798985	SC02707A-US	US	08/002393	29-Apr-1998	15-Aug-1998	O'BRIEN, PETER R.; WILEY, RICHARD P.	METHOD AND APPARATUS FOR INCORPORATING A MILLER COMPENSATION FOR MODELING ELECTRICAL CIRCUITS	Granted
24	5790416	SC02735A-US	US	08/529772	18-Sep-1995	04-Aug-1998	NORTON, JOSEPH W.; BLAAUN, DAVID T.; JONES, LARRY G.	UPDATING HIERARCHICAL DAG REPRESENTATIONS THROUGH A BOTTOM UP METHOD	Granted
25	5601585	SC02780A-US	US	08/667768	07-Feb-1998	04-May-1999	GURUSWAMY, MOHAMMAD; GULTZ, DANIEL W.; MAZASE, ROBERT L.	APPARATUS AND METHOD FOR AUTOMATICALLY PLACING TIES AND CONNECTION ELEMENTS WITHIN AN INTE GRATED CIRCUIT	Granted
26	5506490	SC02773A-US	US	08/435107	24-May-1995	09-Apr-1998	LEE, CHIL-CHANG; KAWASAKI, HISAO	SEMICONDUCTOR DEVICE WITH IMPROVED ELECTROGRADATION RESISTANCE AND METHOD FOR MAKING THE SAME	Granted
27	5275449	SC0302WD-TW	TW	092116540	18-Jun-2003	11-Mar-2007	MAUTZ, KARL EMERSON	METHOD AND APPARATUS FOR MONITORING A POLISHING CONDITION OF A SURFACE OF A WAFER IN A POLISHING PROCESS	Granted
	5769312	SC0302WD-US	US	10180740	26-Jun-2002	23-Mar-2004	MAUTZ, KARL EMERSON	METHOD AND APPARATUS FOR MONITORING A POLISHING CONDITION OF A SURFACE OF A WAFER IN A POLISHING PROCESS	Granted
		SC0302WD-WO	WO	PCT/US03/1 2464	23-Apr-2003		MAUTZ, KARL EMERSON	METHOD AND APPARATUS FOR MONITORING A POLISHING CONDITION OF A SURFACE OF A WAFER IN A POLISHING PROCESS	Inactive
28	5774358	SC03041A-US	US	08/625183	01-Apr-1998	30-Jun-1998	SHROTE, CURTIS K.	METHOD AND APPARATUS FOR GENERATING INSTRUCTION DATA STREAMS EMPLOYED TO VERIFY HARDWARE IM PLEMENTATIONS OF INTEGRATED CIRCUIT DESIGNS	Granted
29	5769172	SC03171A-US	US	08/711638	10-Sep-1998	23-Aug-1998	GULLAPALLI, KIRAN K.; BECKERICH, STEVEN; HAMM, STEVE; MULVANEY, BRIAN J.	METHOD OF SIMULATING AN INTEGRATED CIRCUIT	Granted
30	5944795	SC0328W-US	US	09/910554	20-Jul-2001	13-Sep-2009	GUR, AMIT, RIZI HAMA, HALAHME DROH	METHOD AND APPARATUS FOR EXTRACTING A PORTION OF DATA IN A SOURCE REGISTER AND ARRANGING IT ON ONE SIDE OF A DESTINATION REGISTER	Granted
31	7588627	SC0348WR-US	US	10/032111	29-Oct-2003	01-Aug-2006	CHILUVURI, VENKATA K. R.; MARCHENKO, ALEXANDER MICHAILEVITCH; SOTNIKOV, MIKHAIL ANATOLEVITCH	METHOD AND APPARATUS FOR CONSTRAINT GRAPH BASED LAYOUT COMPACTION FOR INTEGRATED CIRCUITS	Granted
		SC0348WR-WO	WO	PCT/RU03/0 0280	03-Jul-2000		CHILUVURI, VENKATA K. R.; MARCHENKO, ALEXANDER MICHAILEVITCH; SOTNIKOV, MIKHAIL ANATOLEVITCH	METHOD AND APPARATUS FOR CONSTRAINT GRAPH BASED LAYOUT COMPACTION FOR INTEGRATED CIRCUITS	Inactive
32	5462526	SC0834AJ-JP	JP	10-244418	14-Aug-1998	14-Nov-2003	SEKINE, SATOSHI	A MODELING METHOD OF MOSFET ELECTRICAL CHARACTERISTICS	Dropped
	5348973	SC0834AJ-US	US	09/072660	12-Aug-1998	12-Jun-2001	SEKINE, SATOSHI	MODELING METHOD OF MOSFET	Granted
33		SC0772DP-US	US	862719	03-Apr-1992		SHIN, HANK HYUN KYOO; TRACY, CLARENCE J.; DUFFIN, ROBERT L.; FREEMAN, JR., JOHN L.; GRIVNA, GORDON M.; WILSON, SYD ROBERT	STRUCTURE AND METHOD FOR METALLIZATION OF SEMICONDUCTOR DEVICES	Inactive
	5705721	SC0773DP- USDW1	US	08/658041	04-Jun-1995	23-Dec-1997	SHIN, HANK HYUN KYOO; TRACY, CLARENCE J.; DUFFIN, ROBERT L.; FREEMAN, JR., JOHN L.; GRIVNA, GORDON M.; WILSON, SYD ROBERT	STRUCTURE AND METHOD FOR METALLIZATION OF SEMICONDUCTOR DEVICES	Expired
	5554889	SC0772DP- USPW1	US	08/430105	27-Apr-1995	10-Sep-1996	SHIN, HANK HYUN KYOO; TRACY, CLARENCE J.; DUFFIN, ROBERT L.; FREEMAN, JR., JOHN L.; GRIVNA, GORDON M.; WILSON, SYD ROBERT	STRUCTURE AND METHOD FOR METALLIZATION OF SEMICONDUCTOR DEVICES	Granted
34	5340993	SC07782T-US	US	08/054483	30-Apr-1993	23-Aug-1994	SALINA, JOHN; BROWN, GLEN H.	OPTOCOUPLER PACKAGE WITH INTEGRAL VOLTAGE ISOLATION BARRIER	Granted
35	5410548	SC09075S-US	US	07/087311	28-Oct-1993	25-Apr-1995	HILLMAN, STEVEN D.	TEST PATTERN FAULT EQUIVALENCE	Granted
36	5278386	SC08085C-US	US	07/985587	02-Oct-1992	04-Jan-1994	GURDLEY, JOHN H.; CARAVELLA, JAMES S.	DIGITAL VOLTAGE LEVEL TRANSLATOR CIRCUIT	Granted
37		SC08108P-JP	JP	5-343367	17-Dec-1993		LESH, ISRAEL ARNOLD	METHOD OF PROCESSING A POLYIDE STRUCTURE	Inactive

5389576	SC08108P-US	US	97/997425	28-Dec-1992	14-Feb-1995	LESK, ISRAEL ARNOLO	METHOD OF PROCESSING A POLYCID E STRUCTURE	Granted	
39	5338932	SC08124T-US	US	98/000168	04-Jan-1993	18-Aug-1994	THEODORE, N. DAVID; CARREJO, JUAN PABLO	METHOD AND APPARATUS FOR MEASURING THE TOPOLOGY OF A SEMICONDUCTOR DEVICE	Granted
39	5397917	SC08134T-US	US	98/091954	28-Apr-1993	14-Mar-1995	CHAMEN, DENISE MARIE; SAHID, JOHN; TSAI, CHI-TAGU	SEMICONDUCTOR PACKAGE CAPABLE OF SPREADING HEAT AND METHOD OF FORMING	Granted
40	5352826	SC08188T-US	US	98/000580	04-Jan-1993	04-Oct-1994	ANDREWS, JAMES A	FLIP CHIP PACKAGE AND METHOD FOR MAKING	Granted
41	5341894	SC08169T-US	US	97/985411	07-Dec-1992	30-Aug-1994	ADAMS, VICTOR J; GREST, SIDNEY H; HART JR, JOHN WILLIAM	PRESSURE SENSOR BUILT INTO A CABLE CONNECTOR	Granted
42	P693066 87.3	SC08173P-DE	DE	93108750.8	01-Jun-1993	18-Dec-1996	BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Dropped
	EP05827 87	SC08173P-EP	EP	93108750.8	01-Jun-1993	18-Dec-1996	BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Inactive
	EP05827 87	SC08173P-FR	FR	93108750.8	01-Jun-1993	18-Dec-1996	BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Dropped
	EP05827 87	SC08173P-GB	GB	93108750.8	01-Jun-1993	18-Dec-1996	BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Dropped
	HK10042 93	SC08173P-HK	HK	98102985.8	05-Apr-1998	20-Nov-1999	BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Dropped
		SC08173P-JP	JP	5-200212	21-Jul-1993		BENNETT, PAUL THOMAS; GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Inactive
	5337806	SC08173P-US	US	97/926618	10-Aug-1992	18-Aug-1994	GUTTERIDGE, RONALD JAMES; KOURY, DANIEL N., JR.; MIETUS, DAVID FRANCIS; RISTIC, LJUBISA	LATERALLY SENSITIVE ACCELEROMETER AND METHOD FOR MAKING	Granted
43	5381156	SC08193T-US	US	98/017158	12-Feb-1993	10-Jan-1995	PHIPPS, JOHN P	METHOD OF TESTING A SEMICONDUCTOR DEVICE	Granted
44	5036246	SC08212T-JP	JP	5-338977	03-Dec-1993	03-Mar-2000	OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Granted
		SC08212T-KR	KR	93-19999	20-Sep-1993		OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Inactive
		SC08212T-US	US	985055	03-Dec-1992		OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Inactive
		SC08212T-USFW01	US	26/219009	18-Mar-1994		OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Inactive
		SC08212T-USFW02	US	38/379638	23-Jan-1995		OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Inactive
	5587983	SC08212T-USFW03	US	08/557987	13-Nov-1995	24-Dec-1996	OLSON, TIMOTHY LEE; CARNEY, LAURIANN TUCKER; JOHNSON, GARY C; STROM, WILLIAM M	LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE	Granted
45		SC08217P-EP	EP	93117874.3	04-Nov-1993		GRUPEN-SHEMANSKY, MELISSA E	METHOD FOR THINNING A SEMICONDUCTOR WAFER	Inactive
		SC08217P-JP	JP	5-343287	17-Dec-1993		GRUPEN-SHEMANSKY, MELISSA E	METHOD FOR THINNING A SEMICONDUCTOR WAFER	Inactive
		SC08217P-SG	SG	9802148-5	04-Nov-1993		GRUPEN-SHEMANSKY, MELISSA E	METHOD FOR THINNING A SEMICONDUCTOR WAFER	Inactive
	5086085	SC08217P-US	US	97/982854	21-Dec-1992	07-Dec-1993	GRUPEN-SHEMANSKY, MELISSA E	METHOD FOR THINNING A SEMICONDUCTOR WAFER	Granted
46		SC08239P-US	US	08/067936	07-May-1993		RASKIN, GLENN DAVID; COLE, SETSURO JEANNE; HOGGATT, MARK CHARLES	PLANAR ENCAPSULATION PROCESS	Inactive
	5596172	SC08239P-USFW01	US	08/580950	17-Nov-1996	21-Jan-1997	RASKIN, GLENN DAVID; COLE, SETSURO JEANNE; HOGGATT, MARK CHARLES	PLANAR ENCAPSULATION PROCESS	Granted
47		SC08255P-US	US	05/057396	05-May-1993		CARNEY, JR, FRANCIS JOSEPH; CARNEY, GEORGE FRANCIS; MITCHELL, DOUGLAS G	AN ELECTRICAL INTERCONNECT AND METHOD FOR FORMING THE SAME	Inactive
	5480835	SC08255P-USFW01	US	08/053395	05-Dec-1994	02-Jan-1996	CARNEY, JR, FRANCIS JOSEPH; CARNEY, GEORGE FRANCIS; MITCHELL, DOUGLAS G	AN ELECTRICAL INTERCONNECT AND METHOD FOR FORMING THE SAME	Granted
48	5389579	SC08280P-US	US	98/043117	05-Apr-1993	14-Feb-1995	WELLS, RAYMOND C	METHOD FOR SINGLE SIDED POLISHING OF A	Granted

SEMICONDUCTOR WAFER									
49	5373457	SC083525-US	US	08/033505	28-Mar-1993	13-Dec-1994	GEORGE, BRIAN J.; WLOKA, MARKUS; TYLER, SEAN	METHOD FOR DERIVING A PIECEWISE LINEAR MODEL	Granted
50	5372812	SC083577-US	US	08/082541	28-Jun-1993	13-Dec-1994	CROWIN, WAYNE ALLEN; BARTON JR, FRANCIS W; KOETZ, KIRBY FERDINAND	SEMICONDUCTOR MATERIAL CONTACT RING MEMBER	Granted
51	5304963	SC08364C-US	US	08/082612	01-Jun-1993	19-Apr-1994	HEM, BARRY S; ROGEL, MICHAEL W; HU, TZU-HUI (PAUL)	LOCK RECOVERY CIRCUIT FOR A PHASE LOCKED LOOP	Granted
52		SC083787-EP	EP	94109958.1	27-Jun-1994		ANDERSON JR, GEORGE F; POLLOCK, RANDY L	A SEMICONDUCTOR DEVICE WITH IMPROVED HEAT DISSIPATION	Inactive
		SC083787-JP	JP	5-193891	27-Jul-1994		ANDERSON JR, GEORGE F; POLLOCK, RANDY L	A SEMICONDUCTOR DEVICE WITH IMPROVED HEAT DISSIPATION	Inactive
		SC083787-US	US	089883	29-Jul-1993		ANDERSON JR, GEORGE F; POLLOCK, RANDY L	A SEMICONDUCTOR DEVICE WITH IMPROVED HEAT DISSIPATION	Inactive
	5308230	SC083787-US001	US	08/116396	04-Apr-1996	15-Apr-1996	ANDERSON JR, GEORGE F; POLLOCK, RANDY L	METHOD OF MAKING A SEMICONDUCTOR DEVICE WITH DIAMOND HEAT DISSIPATION	Granted
53	5381085	SC08379C-US	US	08/082910	06-Jul-1993	10-Jun-1995	FISCHER, LYNN ROY	PHASE LOCK LOOP WITH SELF TEST CIRCUITRY AND METHOD FOR USING THE SAME	Granted
54	3308743	SC08405T-JP	JP	5-328553	18-Nov-1994	17-May-2002	CERSEL, LUSOMR; JOHNSON, BARRY C; STAFFORD, JOHN W	AN ELECTRICAL CONTACT AND METHOD FOR MAKING AN ELECTRICAL CONTACT	Granted
	338167	SC08405T-KR	KR	10-1994-0029128	08-Nov-1994	14-May-2002	CERSEL, LUSOMR; JOHNSON, BARRY C; STAFFORD, JOHN W	AN ELECTRICAL CONTACT AND METHOD FOR MAKING AN ELECTRICAL CONTACT	Granted
	5448247	SC08405T-US	US	08/154576	19-Nov-1993	29-Aug-1995	CERSEL, LUSOMR; JOHNSON, BARRY C; STAFFORD, JOHN W	AN ELECTRICAL CONTACT AND METHOD FOR MAKING AN ELECTRICAL CONTACT	Granted
55	5398319	SC084177-US	US	08/023407	25-Feb-1993	03-May-1994	MOLINE, DANIEL D; WEIR, BERNARD EDWARD III	LOW INDUCTANCE LEAD FRAME FOR A SEMICONDUCTOR PACKAGE	Granted
56	5487024	SC08458T-US	US	08/143849	01-Nov-1993	14-Nov-1995	SWAPP, MAVIN CLIFF	METHOD AND APPARATUS FOR TESTING INTEGRATED DEVICES	Dropped
	5617035	SC08458T-US001	US	08/082518	02-Nov-1995	01-Apr-1997	SWAPP, MAVIN CLIFF	METHOD FOR TESTING INTEGRATED DEVICES	Granted
57	2134118	SC08465T-CN	CN	94115860.0	22-Nov-1994	00-Nov-2003	RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE AND METHOD OF MANUFACTURE	Granted
		SC08465T-EP	EP	94117750.3	10-Nov-1994		RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE AND METHOD OF MANUFACTURE	Inactive
	3934689	SC08465T-JP	JP	5-309437	21-Nov-1994	30-Mar-2007	RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE AND METHOD OF MANUFACTURE	Granted
		SC08465T-US	US	08/155885	23-Nov-1993		RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE AND METHOD OF MANUFACTURE	Inactive
	5597805	SC08465T-US001	US	08/473873	07-Jun-1995	24-Dec-1996	RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE	Granted
	5585402	SC08465T-US001	US	08/450415	30-Oct-1995	31-Dec-1996	RAMSEY, KENNETH C.; MILLER, WILLIAM JOSEPH; STROM, WILLIAM M	PROCESS FOR MANUFACTURING A PACKAGE FOR MATING WITH A SEMICONDUCTOR DIE	Granted
58		SC08518C-JP	JP	5-230779	24-Aug-1994		HICKMAN, PAT; LAI, STEPHEN WAI-YAN	MEMORY EFFICIENT GATE ARRAY CELL	Inactive
	5452345	SC08518C-US	US	98/124851	07-Sep-1993	19-Sep-1995	HICKMAN, PAT; LAI, STEPHEN WAI-YAN	MEMORY EFFICIENT GATE ARRAY CELL	Granted
59	5381055	SC08518C-US	US	08/059950	29-Jul-1993	10-Jan-1995	LAI, STEPHEN WAI-YAN; DJAJA, GREGORY; MESKEL, SOLOMON G	CASCODE DRIVER USING OUTPUT FEEDBACK PRE-DRIVE	Granted
60	5345190	SC08532C-US	US	08/105833	02-Aug-1993	08-Sep-1994	KAYLOR, SCOTT ALAN	MODULAR LOW VOLTAGE FILTER WITH COMMON MODE FEEDBACK	Granted
61	95101855	SC08534P-CN	CN	95101855.8	25-Feb-1995	10-Mar-2002	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Granted
	89520849	SC08534P-DE	DE	95102587.5	23-Feb-1995	09-May-2001	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	VERFAHREN ZUR HERSTELLUNG EINER BIPOLAREN TRANSISTORS	Dropped
	EP0586547	SC08534P-EP	EP	95102587.5	23-Feb-1995	09-May-2001	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Inactive
	EP05865847	SC08534P-FR	FR	95102587.5	23-Feb-1995	09-May-2001	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Granted
	EP05865847	SC08534P-GB	GB	95102587.5	23-Feb-1995	09-May-2001	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Dropped
	3830254	SC08534P-JP	JP	7-80012	24-Feb-1995	05-Mar-2004	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Granted
	5405180	SC08534P-US	US	08/253084	28-Feb-1994	25-Jul-1995	DE FRESART, EDOUARD G.; STEELE, JOHN W; THEODORE, N. DAVID	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE	Granted
62	9519848	SC085425-US	US	08/154954	18-Nov-1993	21-May-1996	WLOKA, MARKUS; GEORGE, BRIAN J; TYLER, SEAN	A METHOD OF CELL CHARACTERIZATION IN A DISTRIBUTED SIMULATION	Granted

SYSTEM									
63	5254685	SC086337-US	US	08/121536	12-Jan-1994	03-Jul-2001	KRAFT, DONALD; HOWARD, EMMETT; HIBBEN, SCOTT	CHEMICAL VAPOR DEPOSITION TRAP WITH TAPERED INLET	Granted
		SC08639C-EP	EP	84117927.7	14-Nov-1984		BENNETT, PAUL THOMAS; GRAY, RANDALL C; PIGOTT, JOHN M	TEMPERATURE STABLE SQUARE WAVE OSCILLATOR	Inactive
64		SC08639C-JP	JP	5-309893	18-Nov-1994		BENNETT, PAUL THOMAS; GRAY, RANDALL C; PIGOTT, JOHN M	OSCILLATOR CIRCUIT	Inactive
	5386201	SC08639C-US	US	08/197548	26-Nov-1993	31-Jan-1995	BENNETT, PAUL THOMAS; GRAY, RANDALL C; PIGOTT, JOHN M	TEMPERATURE STABLE SQUARE WAVE OSCILLATOR	Granted
65		SC08667C-US	US	08/147256	05-Nov-1993		ABCI, BENHDOZ L; STUHN, MILLER, GARY	DIFFERENTIAL HIGH SPEED TRACK AND HOLD AMPLIFIER	Inactive
	5517141	SC08667C-USPW01	US	08/450886	18-Nov-1993	14-May-1999	ABCI, BENHDOZ L; STUHN, MILLER, GARY	DIFFERENTIAL HIGH SPEED TRACK AND HOLD AMPLIFIER	Granted
66	5328348	SC08670C-US	US	08/140850	25-Oct-1993	12-Jul-1994	MAHABADI, JOHN KOURCOS	CIRCUIT AND METHOD OF SETTING A BIAS POINT FOR A SINGLE ENDED AMPLIFIER DURING POWER UP	Granted
67		SC08683T-US	US	08/142859	01-Nov-1993		BAIRD, JOHN; CARNEY, JR., FRANCIS JOSEPH	THERMOPLASTIC INTERCONNECT FOR ELECTRONIC DEVICE AND METHOD FOR MAKING	Inactive
	5583747	SC08683T-USPW01	US	08/436056	05-May-1995	10-Dec-1995	BAIRD, JOHN; CARNEY, JR., FRANCIS JOSEPH	INTERCONNECT FOR ELECTRONIC DEVICE AND METHOD FOR MAKING	Granted
		SC08704P-EP	EP	85111184.0	17-Jul-1995		VARKER, CHARLES J; DREYER, MICHAEL; ZIRKLE, THOMAS E	SEMICONDUCTOR DEVICE INTERCONNECT LAYOUT METHOD AND STRUCTURE FOR REDUCING PREMATURE ELECTROMIGRATION FAILURE DUE TO HIGH LOCALIZED CURRENT DENSITY	Dropped
		SC08704P-JP	JP	7-206772	31-Jul-1995		VARKER, CHARLES J; DREYER, MICHAEL; ZIRKLE, THOMAS E	SEMICONDUCTOR DEVICE INTERCONNECT LAYOUT METHOD AND STRUCTURE FOR REDUCING PREMATURE ELECTROMIGRATION FAILURE DUE TO HIGH LOCALIZED CURRENT DENSITY	Inactive
68	5481260	SC08704P-US	US	08/283238	01-Aug-1994	24-Oct-1995	VARKER, CHARLES J; DREYER, MICHAEL; ZIRKLE, THOMAS E	SEMICONDUCTOR DEVICE INTERCONNECT LAYOUT METHOD AND STRUCTURE FOR REDUCING PREMATURE ELECTROMIGRATION FAILURE DUE TO HIGH LOCALIZED CURRENT DENSITY	Granted
		SC08704P-USD01	US	08/473602	07-Jun-1995		VARKER, CHARLES J; DREYER, MICHAEL; ZIRKLE, THOMAS E	SEMICONDUCTOR DEVICE INTERCONNECT LAYOUT METHOD AND STRUCTURE FOR REDUCING PREMATURE ELECTROMIGRATION FAILURE DUE TO HIGH LOCALIZED CURRENT DENSITY	Inactive
	5780478	SC08704P-USD02	US	08/736200	15-Oct-1998	02-Jun-1999	VARKER, CHARLES J; DREYER, MICHAEL; ZIRKLE, THOMAS E	AN INTERCONNECT RUN BETWEEN A FIRST POINT AND A SECOND POINT IN A SEMICONDUCTOR DEVICE FOR REDUCING ELECTROMIGRATION FAILURE	Dropped
69	5439567	SC08735P-US	US	08/234205	25-Apr-1994	25-Apr-1995	LYTLE, WILLIAM H; CHANG, KEVIN HANN; EAST, PETER CHARLES	METHOD OF ETCHING COPPER LAYERS	Granted
70	5504038	SC08807P-US	US	08/283351	28-Jul-1994	02-Apr-1995	GRIVNA, GORDON M	A METHOD FOR MAKING A SELF-ALIGNED OXIDE GATE CAP	Granted
71	5724557	SC081833-US	US	08/459838	10-Jul-1995	03-Mar-1998	MCSEAN, SR, RONALD V.	METHOD FOR DESIGNING A SIGNAL DISTRIBUTION NETWORK	Granted
		SC08208P-EP	EP	86108709.8	11-Apr-1998		RACANELLI, MARCO; HWANG, BOR-YUAN	METHOD OF ADJUSTING A THRESHOLD VOLTAGE FOR A SEMICONDUCTOR DEVICE FABRICATED ON A SEMICONDUCTOR ON INSULATOR SUBSTRATE	Inactive
72		SC08208P-JP	JP	8-130857	09-Apr-1998		RACANELLI, MARCO; HWANG, BOR-YUAN	METHOD OF ADJUSTING A THRESHOLD VOLTAGE FOR A SEMICONDUCTOR DEVICE FABRICATED ON A SEMICONDUCTOR ON INSULATOR SUBSTRATE	Inactive
	5832175	SC08208P-US	US	08/423614	17-Apr-1995	02-Jul-1998	RACANELLI, MARCO; HWANG, BOR-YUAN; MARGARET, POERSTNER, JERGEN A	METHOD OF ADJUSTING A THRESHOLD VOLTAGE FOR A SEMICONDUCTOR DEVICE FABRICATED ON A SEMICONDUCTOR ON INSULATOR SUBSTRATE	Granted
73		SC08324T-EP	EP	90108952.9	20-Jun-1998		BELLO, BERNARDO ALBERTO; HALL, JAMES B; ONEAL, EARL W; PARSONS, JAMES STANLEY; WELT, CYNTHIA ANN; BAILEY, GEORGE W	METHOD FOR PRE-SHAPING A SEMICONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Inactive

		SC093247-JP	JP	8-196246	04-Jun-1996		BELLO, GERMANO ALBERTO, HALL, JAMES E. ONEAL, EARL W. PARSONS, JAMES STANLEY; WELT, CYNTHIA ANN; BAILEY, GEORGE W.	METHOD FOR PRE-SHAPING A SEMI CONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Inactive
		SC093247-KR	KR	10-1996-0913586	20-Apr-1996		BELLO, GERMANO ALBERTO, HALL, JAMES E. ONEAL, EARL W. PARSONS, JAMES STANLEY; WELT, CYNTHIA ANN; BAILEY, GEORGE W.	METHOD FOR PRE-SHAPING A SEMI CONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Inactive
Nr. 102587		SC093247-TW	TW	85102917	11-Mar-1996	01-May-1999	BELLO, GERMANO ALBERTO, HALL, JAMES E. ONEAL, EARL W. PARSONS, JAMES STANLEY; WELT, CYNTHIA ANN; BAILEY, GEORGE W.	METHOD FOR PRE-SHAPING A SEMI CONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Granted
		SC093247-US	US	98/494510	26-Jun-1998		BELLO, GERMANO ALBERTO, HALL, JAMES E. ONEAL, EARL W. PARSONS, JAMES STANLEY	METHOD FOR PRE-SHAPING A SEMI CONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Inactive
5968849		SC093247-US01	US	98/512050	07-Aug-1998	18-Oct-1999	BELLO, GERMANO ALBERTO, HALL, JAMES E. ONEAL, EARL W. PARSONS, JAMES STANLEY; WELT, CYNTHIA ANN; BAILEY, GEORGE W.	METHOD FOR PRE-SHAPING A SEMI CONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE	Granted
74		SC09488P-US	US	98/598548	13-Nov-1998		RAMASWAMI, SHRINATH	METHOD OF FORMING A SPACER	Inactive
5783475		SC09488P-USFW01	US	98/574894	29-Nov-1997	21-Jul-1998	RAMASWAMI, SHRINATH	METHOD OF FORMING A SPACER	Granted
		SC098913-EP	EP	98103605.0	02-Mar-1998		GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Inactive
		SC098913-JP	JP	10-89544	04-Mar-1998		GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Inactive
		SC098913-KR	KR	10-1998-0001858	22-Jan-1998		GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Inactive
75		SC098913-SG	SG	9800271.8	19-Feb-1998		GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Inactive
Nr. 105831		SC098913-TW	TW	86118601	10-Dec-1997	21-Aug-1999	GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Granted
5140779		SC098913-US	US	98/815875	05-Mar-1997	17-Aug-1998	GAITONDE, DINESH D.; REYES, ALBERTO J. XIE, HONG, RIGG, DANA MARK	ARCHITECTURAL POWER ESTIMATION METHOD AND APPARATUS	Granted
	21,971,231.5	SC099757-CN	CN	97132123.5	14-Nov-1997	11-Aug-2004	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
	89710805.2	SC099757-DE	DE	97119782.7	12-Nov-1997	08-Nov-2002	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
	EP0890725	SC099757-EP	EP	97119782.7	12-Nov-1997	05-Nov-2002	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Inactive
	EP0890726	SC099757-FR	FR	97119782.7	12-Nov-1997	06-Nov-2002	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
76	EP0890728	SC099757-GB	GB	97119782.7	12-Nov-1997	06-Nov-2002	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
		SC099757-JP	JP	9-342038	27-Nov-1997		VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Inactive
	501961	SC099757-KR	KR	10-1997-9066581	02-Dec-1997	08-Jul-2005	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
Nr. 100891		SC099757-TW	TW	86115533	21-Oct-1997	01-Feb-1999	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
	5743768	SC099757-US	US	98/795870	02-Dec-1998	28-Apr-1999	VANELL, JAMES F	PLATEN COATING STRUCTURE FOR CHEMICAL MECHANICAL POLISHING AND METHOD	Granted
		SC103187-JP	JP	11-396891	16-Dec-1999		VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Inactive
77	103565	SC103187-SG	SG	9906345.5	10-Dec-1999	31-May-2004	VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Granted
Nr. 151791		SC103187-TW	TW	98132399	28-Dec-1999	11-Mar-2002	VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Granted
	8263808	SC103187-US	US	99/296830	21-Dec-1999	24-Jul-2001	VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Granted

85	8514125	SC103157-USD01	US	09/586189	02-Jun-2003	04-Feb-2003	VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Granted
	8796685	SC150157-USD02	US	10/298744	18-Nov-2002	28-Sep-2004	VANELL, JAMES F	PAD CONDITIONER COUPLING AND END EFFECTOR FOR A CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR	Dropped
	3467012	SC107757-JP	JP	2000-357160	24-Nov-2000	29-Aug-2003	JOHNSON, TIMOTHY LEE; ENGLISH, JOSEPH, AUSTIN; DAVID, CARNEY, GEORGE FRANCIS; KNOBLAUCH, KANDIS MAE; MITCHELL, DOUGLAS G	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND PLATING TOOL THEREFOR	Granted
	424699	SC107757-KR	KR	10-2300-0067382	14-Nov-2000	17-Mar-2004	JOHNSON, TIMOTHY LEE; ENGLISH, JOSEPH, AUSTIN; DAVID, CARNEY, GEORGE FRANCIS; KNOBLAUCH, KANDIS MAE; MITCHELL, DOUGLAS G	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND PLATING TOOL THEREFOR	Granted
73	NH-154629	SC107757-TW	TW	89123098	02-Nov-2000	18-Aug-2002	JOHNSON, TIMOTHY LEE; ENGLISH, JOSEPH, AUSTIN; DAVID, CARNEY, GEORGE FRANCIS; KNOBLAUCH, KANDIS MAE; MITCHELL, DOUGLAS G	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND PLATING TOOL THEREFOR	Granted
	5361675	SC107757-US	US	08/481552	01-Dec-1999	26-Mar-2002	JOHNSON, TIMOTHY LEE; ENGLISH, JOSEPH, AUSTIN; DAVID, CARNEY, GEORGE FRANCIS; KNOBLAUCH, KANDIS MAE; MITCHELL, DOUGLAS G	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND PLATING TOOL THEREFOR	Granted
8	8728628	SC107757-USD01	US	10/011228	05-Nov-2001	27-Apr-2004	JOHNSON, TIMOTHY LEE; ENGLISH, JOSEPH, AUSTIN; DAVID, CARNEY, GEORGE FRANCIS; KNOBLAUCH, KANDIS MAE; MITCHELL, DOUGLAS G	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND PLATING TOOL THEREFOR	Granted
79	5480998	SC1001075-US	US	09/531322	18-Apr-2000	12-Nov-2002	MUKHERJEE, PRADIP T.; DASGUPTA, ALROBINDO; BLAALW, DAVID T.; BEARDEN, DAVID	ITERATIVE, NOISE SENSITIVE METHOD OF ROUTING SEMICONDUCTOR NETS	Granted
90	6882812	SC1140375-US	US	08/781482	13-Feb-2001	04-Oct-2005	ABADIR, MAGDY S.; ZENG, JING; BHADRA, JAYANTA	DESIGN ANALYSIS TOOL FOR PATH EXTRACTION AND FALSE PATH IDENTIFICATION AND METHOD THEREOF	Granted
81	6831511	SC1152275-US	US	10/025288	19-Dec-2001	15-Aug-2005	MARTIN, ANDREW; KRISHNAMURTHY, NARAYANAN	DESIGN VERIFICATION SYSTEM FOR AVOIDING FALSE FAILURES AND METHOD THEREFOR	Granted
82	6916025	SC1168875-US	US	08/982325	20-Nov-2001	21-Jul-2005	GAO, LIPENG	MODELING BEHAVIOR OF AN ELECTRICAL CURRENT	Granted
83	6836036	SC117487C-US	US	08/898079	30-Jun-2001	18-Mar-2003	GULLAPALLI, KIRAN K.	METHOD AND APPARATUS FOR ANALYZING SMALL SIGNAL RESPONSE AND NOISE IN NONLINEAR CIRCUITS	Granted
84	6851227	SC1183575-US	US	08/985311	22-Oct-2001	18-Nov-2005	ABADIR, MAGDY S.; ZHU, JUMING	METHOD FOR GENERATING TRANSITION DELAY FAULT TEST PATTERNS	Granted
85	7307253	SC1200375-US	US	10/057304	08-Sep-2002	28-Feb-2006	GULLAPALLI, KIRAN K.; GOURARY, MARK M.; RUSANOV, SERGEI G.; ULYANOV, SERGEI L.; ZHAROV, MIKHAIL M.	METHOD AND APPARATUS FOR DISTORTION ANALYSIS IN NONLINEAR CIRCUITS	Granted
		SC1200375-WO	WO	PCT/IL02/00474	31-Oct-2002		GULLAPALLI, KIRAN K.; GOURARY, MARK M.; RUSANOV, SERGEI G.; ULYANOV, SERGEI L.; ZHAROV, MIKHAIL M.	METHOD AND APPARATUS FOR DISTORTION ANALYSIS IN NONLINEAR CIRCUITS	Inactive
86	6925623	SC1202325-US	US	10/282351	30-Sep-2002	02-Aug-2005	REYES, ALBERTO J	SYSTEM AND METHOD FOR CORRELATED CLOCK NETWORKS	Granted
87	6944806	SC120347C-US	US	10/195897	24-May-2002	13-Sep-2005	FLYNN, CINDA L.; SHOFNER, CHMAN G.	METHOD AND APPARATUS TO DATA LOG AT SPEED MATCH C+ MEMORY BIET	Granted
88	7061223	SC1208475-US	US	10/304423	26-Nov-2002	15-Aug-2006	BEER, MURAT; ALGOR, ILAN; PANDA, RAJENDRAN V.; BLAALW, DAVID T.	NOISE ANALYSIS FOR AN INTEGRATED CIRCUIT MODEL	Granted
	4750854	SC124467H-EP	EP	04708127.8	08-Sep-2005		MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Dropped
		SC124467H-JP	JP	2006-508655	20-Sep-2005	11-Mar-2011	MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Granted
		SC124467H-KR	KR	10-2305-7017279	15-Sep-2005		MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Inactive
89	1319771	SC124467H-TW	TW	092135578	18-Dec-2003	11-May-2009	MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Granted
	5925542	SC124467H-US	US	10/393592	21-Mar-2003	02-Aug-2005	MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Granted
		SC124467H-WO	WO	PCT/AU04/03093	04-Feb-2004		MOYER, WILLIAM C.; MARSHALL, RAY	MEMORY MANAGEMENT IN A DATA PROCESSING SYSTEM	Inactive
90		SC124817K-CN	CN	2004803082.35.1	08-Oct-2005		LEE, CHU-CHUNG (STEPHEN); HARLIN, FLAIDA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Inactive
		SC124817K-JP	JP	2006-308606	27-Sep-2005		LEE, CHU-CHUNG (STEPHEN); HARLIN, FLAIDA; HESS, KEVIN J.	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Inactive

							TAN, LAN CHU; YONG, CHENG CHOI			
		SC12481TK-KR	KR	10-2005-7018590	30-Sep-2005		LEE, CHU-CHUNG (STEPHEN); HARUN, FUADA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Inactive	
MY-134318-A		SC12481TK-MY	MY	P020031327	03-Apr-2003	31-Dec-2007	LEE, CHU-CHUNG (STEPHEN); HARUN, FUADA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Granted	
		SC12481TK-TW	TW	083109252	02-Apr-2004		LEE, CHU-CHUNG (STEPHEN); HARUN, FUADA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Inactive	
8	8933814	SC12481TK-US	US	10/662541	15-Sep-2003	23-Aug-2005	LEE, CHU-CHUNG (STEPHEN); HARUN, FUADA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Granted	
		SC12481TK-WO	WO	PCT/US2003/2818	31-Mar-2004		LEE, CHU-CHUNG (STEPHEN); HARUN, FUADA; HESS, KEVIN J.; TAN, LAN CHU; YONG, CHENG CHOI	INTEGRATED CIRCUIT DIE HAVING A COPPER CONTACT AND METHOD THEREFOR	Inactive	
91		SC12604TF-JP	JP	2004-242474	23-Aug-2004		MATHEW, VARUGHESSE, GARCIA, SAM S.; PRINDLE, CHRISTOPHER M.	SEMICONDUCTOR PROCESS AND COMPOSITION FOR FORMING A BARRIER MATERIAL OVERLYING COPPER	Inactive	
8	8824230	SC12604TF-US	US	10/656902	27-Aug-2003	02-Aug-2005	MATHEW, VARUGHESSE, GARCIA, SAM S.; PRINDLE, CHRISTOPHER M.	SEMICONDUCTOR PROCESS AND COMPOSITION FOR FORMING A BARRIER MATERIAL OVERLYING COPPER	Granted	
	20048002 8048.8	SC12810TK-CN	CN	2004800280 48.8	08-Oct-2004	02-Jul-2008	JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Granted	
		SC12810TK-EP	EP	24734687.7	28-May-2005		JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Dropped	
	234324	SC12810TK-IN	IN	828/DELNP/2005	17-Feb-2005	11-May-2009	JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Granted	
92		SC12810TK-JP	JP	2006-536658	14-Apr-2006		JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Inactive	
10-1113414		SC12810TK-KR	KR	10-2006-7508137	27-Apr-2006	31-Jan-2012	JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Granted	
	1365038	SC12810TK-TW	TW	093131225	14-Oct-2004	21-May-2012	JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Granted	
8	8933899	SC12810TK-US	US	10/994148	27-Oct-2003	23-Aug-2005	JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Granted	
		SC12810TK-WO	WO	PCT/US2004/33294	08-Oct-2004		JOINER, BENNETT A.; ZHOU, YAPING; HERBERG, BEN W.	ELECTROMAGNETIC NOISE SHIELDING IN SEMICONDUCTOR PACKAGES USING CAGED INTERCONNECT STRUCTURES	Inactive	
	20048002 4432.0	SC12922TC-CN	CN	2004800244 32.0	24-Feb-2006	14-Oct-2009	GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Granted	
		SC12922TC-EP	EP	04783856.8	26-Apr-2006		GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Dropped	
	4568796	SC12922TC-JP	JP	2006-528548	24-Mar-2006	17-Sep-2010	GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Granted	
93	10-1094875	SC12922TC-KR	KR	10-2006-7506885	24-Mar-2006	01-Aug-2011	GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Granted	
	1349936	SC12922TC-TW	TW	093128880	23-Sep-2004	01-Oct-2011	GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Granted	
8	6864937	SC12922TC-US	US	10/672952	26-Sep-2003	17-May-2005	GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Granted	
		SC12922TC-WO	WO	PCT/US2004/29549	14-Sep-2004		GARNI, BRAD J.; ANDRE, THOMAS W.; NAHAS, JOSEPH J.	ACCELERATED LIFE TEST OF MRAM CELLS	Inactive	
94	8	7320863	SC12951TS-US	US	10/729622	05-Dec-2003	03-May-2006	KRISHNAMURTHY,	DERIVATION OF CIRCUIT	Granted

							NARAYAN	BLOCK CONSTRAINTS	
	20048034 0728.3	SC13158TH-CN	CN	2004803407 28.3	20-Jul-2008	03-Dec-2008	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
	4531773	SC13158TH-JP	JP	2008- 551090	21-Jul-2008	18-Jun-2010	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
	10- 1545475	SC13158TH-KR	KR	10-2008- 7014758	21-Jul-2008	03-Jun-2011	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
95	1354865	SC13158TH-TW	TW	054150177	04-Jan-2009	21-Dec-2011	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
96	6923595	SC13158TH-US	US	10764110	23-Jan-2004	19-Jul-2006	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
97	7287194	SC13158TH-USC31	US	11/098698	06-Apr-2005	23-Oct-2007	MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Granted
		SC13158TH-WO	WO	PCT/US04/3481	21-Dec-2004		MOYER, WILLIAM C.	REAL TIME DEBUG SUPPORT FOR A DMA DEVICE AND METHOD THEREOF	Inactive
		SC13324TP-TW	TW	064116448	12-May-2008		ORLOWSKI, MARIUS K.; LIU, CHUN-LI YEAP, CHOH-FEI	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM	Pending
98	7195963	SC13324TP-US	US	10/851347	21-May-2004	27-Mar-2007	ORLOWSKI, MARIUS K.; LIU, CHUN-LI YEAP, CHOH-FEI	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM	Granted
		SC13324TP-WO	WO	PCT/US05/12391	13-Apr-2005		ORLOWSKI, MARIUS K.; LIU, CHUN-LI YEAP, CHOH-FEI	METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM	Inactive
		SC13650TP-TW	TW	064138131	31-Dec-2006		HUES, STEVEN M.; LOVEJOY, MICHAEL L.; MATHEW, VARUGHESSE	CONTROLLED ELECTROLESS PLATING	Pending
97	7176133	SC13650TP-US	US	10/994725	22-Nov-2004	13-Feb-2007	HUES, STEVEN M.; LOVEJOY, MICHAEL L.; MATHEW, VARUGHESSE	CONTROLLED ELECTROLESS PLATING	Granted
98	7717580	SC13650TP-USC01	US	11/610798	14-Dec-2006	18-May-2010	HUES, STEVEN M.; LOVEJOY, MICHAEL L.; MATHEW, VARUGHESSE	CONTROLLED ELECTROLESS PLATING	Granted
	20086000 1528.4	SC13682TP-CN	CN	2008600015 28.4	21-Jun-2007	09-Sep-2009	GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Granted
		SC13682TP-EP	EP	06720354.3	04-Jul-2007		GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Dropped
		SC13682TP-JP	JP	2007- 557034	31-May-2007		GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Pending
98		SC13682TP-KR	KR	10-2007- 7019455	24-Aug-2007		GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Pending
		SC13682TP-TW	TW	065106183	23-Feb-2006		GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Pending
99	7402472	SC13682TP-US	US	11/067257	29-Feb-2006	23-Jul-2008	GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Granted
		SC13682TP-WO	WO	PCT/US06/04188	08-Feb-2006		GRUDOWSKI, PAUL A.; LIU, TIEN YING; ADETUTU, OLUBUNMI O.; TSENG, HSING-HUANG	METHOD OF MAKING A NITRIDED GATE DIELECTRIC	Inactive
99	5730415	SC90073A-US	US	08/930188	10-Apr-1996	04-Aug-1998	PULLELA, SATYA; DHARDOUCHURY, ABHIR; BLAAUW, DAVID T.; EDWARDS, TIM; NORTON, JOSEPH W.	COMPLEMENTARY NETWORK REDUCTION FOR LOAD MODELING	Granted
100	5751393	SC90075A-US	US	08/629457	10-Apr-1996	12-May-1998	PULLELA, SATYA; DHARDOUCHURY, ABHIR; BLAAUW, DAVID T.; EDWARDS, TIM; NORTON, JOSEPH W.	ACCURATE DELAY PREDICTION BASED ON MULTI-MODEL ANALYSIS	Granted
101	5920464	SC90141A-US	US	06/753835	02-Dec-1998	06-Jul-1999	NGUYEN, TUYEN VAN, LI, JING	METHOD FOR GENERATING A REDUCED ORDER MODEL OF AN ELECTRONIC CIRCUIT	Granted
102		SC90223A-AU	AU	9823187	25-Sep-1997		GURUSWAMY, MOHANKUMAR; DULITZ, DANIEL W.; NAZIASZ, ROBERT L.; RAMAN, SRILATA; CHILUVURI, VENKATA K. R.; FERNANDEZ, ANDREA	AUTOMATIC SYNTHESIS OF STANDARD CELL LAYOUTS	Inactive

	5984510	SC90223A-US	US	08/740720	01-Nov-1996	16-Nov-1998	GURUSWAMY, MOHANJIMAR, DULITZ, DANIEL W.; MAZIASZ, ROBERT L.; RAMAN, SRILATA; CHILUVURI, VENKATA K. R.; FERNANDEZ, ANDREA	AUTOMATIC SYNTHESIS OF STANDARD CELL LAYOUTS	Granted
103	5906534	SC90224A-US	US	08/740758	01-Nov-1996	21-Dec-1999	GURUSWAMY, MOHANJIMAR, DULITZ, DANIEL W.; FERNANDEZ, ANDREA; RAMAN, SRILATA; MAZIASZ, ROBERT L.; RAMAN, SRILATA	METHOD OF ROUTING AN INTEGRATED CIRCUIT	Granted
104	5987088	SC90319A-US	US	08/740721	01-Nov-1996	16-Nov-1998	GURUSWAMY, MOHANJIMAR, DULITZ, DANIEL W.; CHILUVURI, VENKATA K. R.; MAZIASZ, ROBERT L.	AUTOMATIC LAYOUT STANDARD CELL ROUTING	Granted
105	4258344	SC90377A-JP	JP	10-199845	26-Jun-1998	03-Apr-2000	KIM, SUNG-LAI, LEI PING, BAJAJ, RAJEEV; MANZONIE, ADAM W.	METHOD OF CHEMICAL MECHANICAL POLISHING (CMP) USING AN UNDER PAD WITH DIFFERENT COMPRESSION REGIONS AND POLISHING PAD THEREFOR	Granted
	5989745	SC90377A-US	US	08/887895	03-Jul-1997	04-May-1999	KIM, SUNG-LAI, LEI PING, BAJAJ, RAJEEV; MANZONIE, ADAM W.	METHOD OF CHEMICAL MECHANICAL POLISHING (CMP) USING AN UNDER PAD WITH DIFFERENT COMPRESSION REGIONS AND POLISHING PAD THEREFOR	Granted
106	5754454	SC90428A-US	US	08/808758	03-Mar-1997	19-May-1998	PIDLEY, CARL; PARK, JAEHONG	METHOD FOR DETERMINING FUNCTIONAL EQUIVALENCE BETWEEN DESIGN MODELS	Granted
107		SC90468A-JP	JP	10-67746	02-Mar-1998		PULLELA, SATYA; EDWARDS, TIM; NORTON, JOSEPH W.; DHARCHOUDHURY, ABHJIT; BLAAUW, DAVID T.	METHOD FOR OPTIMIZING ELEMENT SIZES IN A SEMICONDUCTOR DEVICE	Inactive
	482894	SC90468A-KR	KR	10-1998-0008703	02-Mar-1998	04-Apr-2000	PULLELA, SATYA; EDWARDS, TIM; NORTON, JOSEPH W.; DHARCHOUDHURY, ABHJIT; BLAAUW, DAVID T.	METHOD FOR OPTIMIZING ELEMENT SIZES IN A SEMICONDUCTOR DEVICE	Granted
	NL-139804	SC90468A-TW	TW	87101388	11-Feb-1998	12-Nov-2001	PULLELA, SATYA; EDWARDS, TIM; NORTON, JOSEPH W.; DHARCHOUDHURY, ABHJIT; BLAAUW, DAVID T.	METHOD FOR OPTIMIZING ELEMENT SIZES IN A SEMICONDUCTOR DEVICE	Granted
	5903471	SC90468A-US	US	08/505562	03-Mar-1997	11-May-1998	PULLELA, SATYA; EDWARDS, TIM; NORTON, JOSEPH W.; DHARCHOUDHURY, ABHJIT; BLAAUW, DAVID T.	METHOD FOR OPTIMIZING ELEMENT SIZES IN A SEMICONDUCTOR DEVICE	Granted
108	6075934	SC90498A-US	US	08/848927	01-May-1997	13-Jun-2000	CHILUVURI, VENKATA K. R.; GURUSWAMY, MOHANJIMAR, RAMAN, SRILATA; MAZIASZ, ROBERT L.	METHOD FOR OPTIMIZING CONTACT PIN PLACEMENT IN AN INTEGRATED CIRCUIT	Granted
109	2359154 B2S.A	SC90512A-CN	CN	98104925X	08-Apr-1999	05-Nov-2003	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
	4302231	SC90512A-JP	JP	11-97405	05-Apr-1999	01-May-2008	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
	531561	SC90512A-KR	KR	10-1999-0011824	02-Apr-1999	22-Jun-2005	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
	74130	SC90512A-SG	SG	9801625-9	01-Apr-1999	28-Oct-2002	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
	NL-125656	SC90512A-TW	TW	88105369	30-Jun-1998	14-May-2001	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
	6174810	SC90512A-US	US	08/055510	06-Apr-1998	16-Jun-2001	ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Granted
		SC90512A-USC01	US	09/586898	11-Oct-2000		ISLAM, RABIUL, GELATOS, AVGERINOS V.; LUCAS, KEVIN D.; FILIPAK, STANLEY M.; VENKATRAMAN, RAMNATH	COPPER INTERCONNECT STRUCTURE AND METHOD OF FORMATION	Inactive
110	5986306	SC90588A-US	US	08/868595	07-Jul-1997	12-Oct-1998	NORME, MARK HOWARD; MARTIN, HAROLD MACK; NGUYEN, ANH TU	METHOD FOR VERIFYING PROTOCOL CONFORMANCE OF AN ELECTRICAL INTERFACE	Granted
111	5999717	SC90693A-US	US	08/001751	31-Dec-1997	07-Dec-1999	KAUFMAN, MATTHEW J.; MARTIN, ANDREW; PIDLEY, CARL	METHOD FOR PERFORMING MODEL CHECKING IN INTEGRATED CIRCUIT DESIGN	Granted

112	5695748	SC90780A-US	US	08/980782	01-Dec-1997	18-Nov-1999	WATTS, DAVID; NKANSAH, FRANKLIN D.; MENDONCA, JOHN	METHOD OF MAKING A SEMICONDUCTOR DEVICE USING CHEMICAL MECHANICAL POLISHING HAVING A COMBINATION STEP PROCESS	Granted
113	6221537	SC90786A-US	US	08/984398	19-Dec-1997	04-Apr-2001	THOMPSON, MATTHEW A.; MANGAT, PAWITTER J. S.	SEMICONDUCTOR DEVICE AND METHOD OF FORMATION	Granted
114	6321186	SC90875A-US	US	08/930895	03-May-1999	20-Nov-2001	YUAN, JUN; PILEY, CARL; SHULTZ, STEPHEN K.; MILLER, HILIEL	METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DESIGN VERIFICATION	Granted
115	6493854	SC90931A-US	US	09/111725	01-Oct-1999	10-Dec-2002	CHOWHURY, SALIM; BEARDEN, DAVID	METHOD AND APPARATUS FOR PLACING REPEATERS IN A NETWORK OF AN INTEGRATED CIRCUIT	Granted
116	6189587	SC91108A-US	US	09/290395	12-Apr-1999	26-Dec-2000	VENTZER, PETER L. G.; CORONELL, DANIEL GENE; HARTIG, MICHAEL J.; ARNOLD, JOHN D.	PROCESS OF FORMING A SEMICONDUCTOR DEVICE	Granted
117	6079112	SC91162A-US	US	09/332517	14-Jun-1999	23-Apr-2002	MARTIN, ANDREW; KRISHNAMURTHY, NARAYANAN; ASADIR, MAEDY D.; WANG, LI-CHUNG	VERIFICATION OF DESIGN BLOCKS AND METHOD OF EQUIVALENCE CHECKING OF MULTIPLE DESIGN VIEWS	Granted
118	6326301	SC91171A-US	US	09/282134	13-Jul-1999	04-Dec-2001	VENKATESAN, SURESH; SMITH, BRADLEY P.; ISLAM, RABUL	A METHOD FOR FORMING A DUAL INLAID COPPER INTERCONNECT STRUCTURE	Granted
	6551819	SC91171A-US001	US	09/970284	03-Oct-2001	23-Apr-2003	VENKATESAN, SURESH; SMITH, BRADLEY P.; ISLAM, RABUL	A METHOD FOR FORMING A DUAL INLAID COPPER INTERCONNECT STRUCTURE	Granted