PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT3272685

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	SECURITY INTEREST

CONVEYING PARTY DATA

Name	Execution Date
LATTICE SEMICONDUCTOR CORPORATION	03/10/2015
SIBEAM, INC.	03/10/2015
SILICON IMAGE, INC.	03/10/2015
DVDO, INC.	03/10/2015

RECEIVING PARTY DATA

Name:	JEFFERIES FINANCE LLC	
Street Address:	ress: 520 MADISON AVENUE	
City:	NEW YORK	
State/Country:	NEW YORK	
Postal Code:	10022	

PROPERTY NUMBERS Total: 56

Property Type	Number
Patent Number:	6628660
Patent Number:	6028789
Patent Number:	6034893
Patent Number:	6404226
Patent Number:	6550030
Patent Number:	6574761
Patent Number:	6191609
Patent Number:	6294925
Patent Number:	6278311
Patent Number:	6208559
Patent Number:	6137738
Patent Number:	6326808
Patent Number:	6150842
Patent Number:	6362684
Patent Number:	6424209
Patent Number:	6351157
Patent Number:	6288937

PATENT REEL: 035225 FRAME: 0839

503226068

Property Type	Number
Patent Number:	6570212
Patent Number:	6292930
Patent Number:	6216257
Patent Number:	6530049
Patent Number:	6380759
Patent Number:	6567969
Patent Number:	6627947
Patent Number:	6433602
Patent Number:	6370071
Patent Number:	6462576
Patent Number:	6701340
Patent Number:	6249144
Patent Number:	6631487
Patent Number:	6470485
Patent Number:	6507212
Patent Number:	6455912
Patent Number:	6356107
Patent Number:	6348813
Patent Number:	6735706
Patent Number:	6524911
Patent Number:	6287916
Patent Number:	6526558
Patent Number:	6462602
Patent Number:	6414521
Patent Number:	6496969
Patent Number:	6590415
Patent Number:	6535043
Patent Number:	6486705
Patent Number:	6472904
Patent Number:	6480026
Patent Number:	6483342
Patent Number:	6772230
Patent Number:	6498538
Patent Number:	6455375
Patent Number:	6614291
Patent Number:	6429692
Patent Number:	6492877
Patent Number:	6525617

Property Type	Number	
Patent Number:	6653860	

CORRESPONDENCE DATA

Fax Number: (617)526-9899

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 617.526.9600

Email: oandrews@proskauer.com
Correspondent Name: PROSKAUER ROSE LLP

Address Line 1: ONE INTERNATIONAL PLACE

Address Line 4: BOSTON, MASSACHUSETTS 02110

ATTORNEY DOCKET NUMBER:	40767.149
NAME OF SUBMITTER:	ROBERT S. MAYER
SIGNATURE:	/Robert S. Mayer/
DATE SIGNED:	03/13/2015

Total Attachments: 77

source=Lattice- Patent Security Agreement (execution version)#page1.tif source=Lattice- Patent Security Agreement (execution version)#page2.tif source=Lattice- Patent Security Agreement (execution version)#page3.tif source=Lattice- Patent Security Agreement (execution version)#page4.tif source=Lattice- Patent Security Agreement (execution version)#page5.tif source=Lattice- Patent Security Agreement (execution version)#page6.tif source=Lattice- Patent Security Agreement (execution version)#page7.tif source=Lattice- Patent Security Agreement (execution version)#page8.tif source=Lattice- Patent Security Agreement (execution version)#page9.tif source=Lattice- Patent Security Agreement (execution version)#page10.tif source=Lattice- Patent Security Agreement (execution version)#page11.tif source=Lattice- Patent Security Agreement (execution version)#page12.tif source=Lattice- Patent Security Agreement (execution version)#page13.tif source=Lattice- Patent Security Agreement (execution version)#page14.tif source=Lattice- Patent Security Agreement (execution version)#page15.tif source=Lattice- Patent Security Agreement (execution version)#page16.tif source=Lattice- Patent Security Agreement (execution version)#page17.tif source=Lattice- Patent Security Agreement (execution version)#page18.tif source=Lattice- Patent Security Agreement (execution version)#page19.tif source=Lattice- Patent Security Agreement (execution version)#page20.tif source=Lattice- Patent Security Agreement (execution version)#page21.tif source=Lattice- Patent Security Agreement (execution version)#page22.tif source=Lattice- Patent Security Agreement (execution version)#page23.tif source=Lattice- Patent Security Agreement (execution version)#page24.tif source=Lattice- Patent Security Agreement (execution version)#page25.tif source=Lattice- Patent Security Agreement (execution version)#page26.tif source=Lattice- Patent Security Agreement (execution version)#page27.tif source=Lattice- Patent Security Agreement (execution version)#page28.tif

source=Lattice- Patent Security Agreement (execution version)#page29.tif source=Lattice- Patent Security Agreement (execution version)#page30.tif source=Lattice- Patent Security Agreement (execution version)#page31.tif source=Lattice- Patent Security Agreement (execution version)#page32.tif source=Lattice- Patent Security Agreement (execution version)#page33.tif source=Lattice- Patent Security Agreement (execution version)#page34.tif source=Lattice- Patent Security Agreement (execution version)#page35.tif source=Lattice- Patent Security Agreement (execution version)#page36.tif source=Lattice- Patent Security Agreement (execution version)#page37.tif source=Lattice- Patent Security Agreement (execution version)#page38.tif source=Lattice- Patent Security Agreement (execution version)#page39.tif source=Lattice- Patent Security Agreement (execution version)#page40.tif source=Lattice- Patent Security Agreement (execution version)#page41.tif source=Lattice- Patent Security Agreement (execution version)#page42.tif source=Lattice- Patent Security Agreement (execution version)#page43.tif source=Lattice- Patent Security Agreement (execution version)#page44.tif source=Lattice- Patent Security Agreement (execution version)#page45.tif source=Lattice- Patent Security Agreement (execution version)#page46.tif source=Lattice- Patent Security Agreement (execution version)#page47.tif source=Lattice- Patent Security Agreement (execution version)#page48.tif source=Lattice- Patent Security Agreement (execution version)#page49.tif source=Lattice- Patent Security Agreement (execution version)#page50.tif source=Lattice- Patent Security Agreement (execution version)#page51.tif source=Lattice- Patent Security Agreement (execution version)#page52.tif source=Lattice- Patent Security Agreement (execution version)#page53.tif source=Lattice- Patent Security Agreement (execution version)#page54.tif source=Lattice- Patent Security Agreement (execution version)#page55.tif source=Lattice- Patent Security Agreement (execution version)#page56.tif source=Lattice- Patent Security Agreement (execution version)#page57.tif source=Lattice- Patent Security Agreement (execution version)#page58.tif source=Lattice- Patent Security Agreement (execution version)#page59.tif source=Lattice- Patent Security Agreement (execution version)#page60.tif source=Lattice- Patent Security Agreement (execution version)#page61.tif source=Lattice- Patent Security Agreement (execution version)#page62.tif source=Lattice- Patent Security Agreement (execution version)#page63.tif source=Lattice- Patent Security Agreement (execution version)#page64.tif source=Lattice- Patent Security Agreement (execution version)#page65.tif source=Lattice- Patent Security Agreement (execution version)#page66.tif source=Lattice- Patent Security Agreement (execution version)#page67.tif source=Lattice- Patent Security Agreement (execution version)#page68.tif source=Lattice- Patent Security Agreement (execution version)#page69.tif source=Lattice- Patent Security Agreement (execution version)#page70.tif source=Lattice- Patent Security Agreement (execution version)#page71.tif source=Lattice- Patent Security Agreement (execution version)#page72.tif source=Lattice- Patent Security Agreement (execution version)#page73.tif source=Lattice- Patent Security Agreement (execution version)#page74.tif source=Lattice- Patent Security Agreement (execution version)#page75.tif source=Lattice- Patent Security Agreement (execution version)#page76.tif

source=Lattice- Patent Security Agreement (execution version)#page77.tif

FORM OF GRANT OF SECURITY INTEREST IN UNITED STATES PATENTS

March 10, 2015

FOR GOOD AND VALUABLE CONSIDERATION, receipt and sufficiency of which are hereby acknowledged, each of Lattice Semiconductor Corporation, SiBEAM, Inc., Silicon Image, Inc. and DVDO, Inc. (collectively, the "Grantors"), each a Delaware corporation with principal offices at 5555 NE Moore Court, Hillsboro, Oregon 97124, hereby grants to Jefferies Finance LLC, as Collateral Agent, with principal offices at 520 Madison Avenue, New York, New York 10022 (the "Grantee"), for the ratable benefit of the Secured Creditors, a security interest in (i) all of such Grantor's rights, title and interest in, to and under the United States Patents set forth on Schedule A attached hereto, in each case together with (ii) all Proceeds in respect thereof.

This Grant is made to secure the satisfactory performance and payment of all the Secured Obligations of the Grantors pursuant to that certain Guaranty and Collateral Agreement among the Grantors, the other grantors from time to time party thereto and the Grantee, dated as of March 10, 2015 (as amended, restated, amended and restated, modified and/or supplemented from time to time, the "Guaranty and Collateral Agreement"). Capitalized terms used but not defined herein have the definitions specified in the Guaranty and Collateral Agreement.

This Grant has been granted in conjunction with the security interest granted to the Grantee under the Guaranty and Collateral Agreement. The rights and remedies of the Grantee with respect to the security interest granted herein are as set forth in the Guaranty and Collateral Agreement, all terms and provisions of which are incorporated herein by reference. In the event that any provisions of this Grant are deemed to conflict with the Guaranty and Collateral Agreement, the provisions of the Guaranty and Collateral Agreement shall govern.

This Grant shall be construed in accordance with and governed by the laws of the State of New York.

[Signature Pages Follow]

IN WITNESS WHEREOF, the undersigned have executed this Grant as of the day and year first above written.

By Name: Joe Benewi Title: Chef Financial Officer SIBEAM, INC., as Grantor By Name: Joe Bedewi

SILICON IMAGE, INC., as Grantor

Title: Chie Bhancial Officer

By Name: Jod Bedewi

Title: ChiefFinancial Officer

DVDO, INC., as Grantor

By Name: For Bedewi

Title: Chief Financial Officer

JEFFERIES FINANCE LLC, as Collateral Agent and Grantee

By:

Name: Brian Buoye

Title: Managing Director

Schedule A

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/396,994	5574678	United States	Continuous Time	Issued	Lattice
			Programmable Analog Block		Semiconductor
			Architecture		Corporation
08/403,359	5510738	United States	CMOS Programmable Resistor-	Issued	Lattice
			Based Transconductor		Semiconductor
					Corporation
08/403,354	5493205	United States	Low Distortion Differential	Issued	Lattice
			Transconductor Output Current		Semiconductor
00/402 252	5617064	TT 's 1Cc c	Mirror	т 1	Corporation
08/403,352	5617064	United States	Active Resistor For Stability	Issued	Lattice Semiconductor
			Compensation [of		
			Transconductor & Op-Amp		Corporation
08/403,595	5670907	United States	Based Gain & Filter Stages] VBB Reference for Pumped	Issued	Lattice
00/403,393	3070907	Officed States	Substrates	188000	Semiconductor
			Substrates		Corporation
08/423,303	5490074	United States	Constant delay interconnect for	Issued	Lattice
00/125,505	3190071	omica states	coupling configurable logic	155404	Semiconductor
			blocks		Corporation
08/427,117	5596524	United States	CMOS memory cell with gate	Issued	Lattice
			oxide of both NMOS and		Semiconductor
			PMOS transistors as tunneling		Corporation
			window for program and erase		•
08/444,306	5491433	United States	Cascode array cell partitioning	Issued	Lattice
			for a sense amplifier of a		Semiconductor
			programmable logic device		Corporation
08/449,384	5756367	United States	Method of making a spacer	Issued	Lattice
			based antifuse structure for low		Semiconductor
			capacitance and high reliability		Corporation
08/447,991	5594687	United States	Completely complementary	Issued	Lattice
			MOS memory cell with		Semiconductor
			tunneling through the NMOS		Corporation
			and PMOS transistors during		
08/453,184	5570046	United States	program and erase Lead frame with noisy and	Issued	Lattice
00/433,104	3370040	Officed States	quiet Vss and Vdd leads	188000	Semiconductor
			quiet vss and vud leads		Corporation
08/453,479	5583451	United States	Polarity control circuit which	Issued	Lattice
00, 133, 17	3303131		may be used with a ground	188404	Semiconductor
			bounce limiting buffer		Corporation
08/456,946	5621650	United States	Programmable gate array with	Issued	Lattice
<u> </u>			improved interconnect		Semiconductor
			structure, input/output structure		Corporation
			and configurable logic block		
08/459,960	5521529	United States	Very high-density complex	Issued	Lattice
			programmable logic device		Semiconductor
			with a multi-tiered hierarchical		Corporation
			switch matrix and optimized		
			flexible logic allocation		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/459,230	5818254	United States	Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices	Issued	Lattice Semiconductor Corporation
08/459,234	5781030	United States	Programmable uniform symmetrical distribution logic allocator for a high-density complex PLD	Issued	Lattice Semiconductor Corporation
08/459,786	5638018	United States	P-type flip flop	Issued	Lattice Semiconductor Corporation
08/458,865	5589782	United States	Macrocell and clock signal allocation circuit for a programmable logic device (PLD) enabling PLD resources to provide multiple functions	Issued	Lattice Semiconductor Corporation
08/459,570	6531890	United States	Programmable optimized- distribution logic allocator for a high-density complex PLD	Issued	Lattice Semiconductor Corporation
08/461,196	5586044	United States	Array of configurable logic blocks including cascadable lookup tables	Issued	Lattice Semiconductor Corporation
08/462,934	5469368	United States	Array of configurable logic blocks each including a first lookup table coupled to selectively replace an output of second lookup with an alternate function output	Issued	Lattice Semiconductor Corporation
08/486,178	5764078	United States	Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix	Issued	Lattice Semiconductor Corporation
08/474,629	5612631	United States	An I/O macrocell for a programmable logic device	Issued	Lattice Semiconductor Corporation
08/479,872	5869981	United States	A High density programmable logic device	Issued	Lattice Semiconductor Corporation
08/486,174	5594365	United States	Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices	Issued	Lattice Semiconductor Corporation
08/474,635	5811986	United States	Flexible synchronous/asynchronous cell structure for a high density programmable logic device	Issued	Lattice Semiconductor Corporation
08/466,438	5754471	United States	Reference for CMOS memory cell having PMOS and NMOS transistors with a common floating gate	Issued	Lattice Semiconductor Corporation
08/466,438	5754471	United States	Low power CMOS array for a PLD with program and erase using controlled avalanche injection	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/473,620	5594657	United States	Field Programmable Gate	Issued	Lattice
			Array Using Look-Up Tables,		Semiconductor
			Multiplexers and Decoders		Corporation
08/483,623	5617042	United States	Multiple array programmable	Issued	Lattice
			logic device with a plurality of		Semiconductor
			programmable switch matrices		Corporation
08/492,604	5526278	United States	System for Synthesizing Field	Issued	Lattice
			Programmable Gate Array		Semiconductor
			Implementations From High		Corporation
			Level Circuit Descriptions		
08/493,640	5679599	United States	Isolation using self-aligned	Issued	Lattice
			trench formation and		Semiconductor
			conventional LOCOS		Corporation
08/494,271	5565794	United States	Voltage range tolerant CMOS	Issued	Lattice
			output buffer with reduced		Semiconductor
			input capacitance		Corporation
08/497,992	5742542	United States	Nonvolatile memory cells using	Issued	Lattice
			only positive charge to store		Semiconductor
			data		Corporation
08/500,295	5700698	United States	Method for screening non-	Issued	Lattice
			volatile memory and		Semiconductor
			programmable logic devices		Corporation
08/501,230	5604370	United States	Field Implant For	Issued	Lattice
			Semiconductor Device		Semiconductor
					Corporation
08/505,837	5635855	United States	Method for Simultaneous	Issued	Lattice
			Programming of In-System		Semiconductor
			Programmable Integrated		Corporation
			Circuits		
08/507,893	5570039	United States	Method and Apparatus for	Issued	Lattice
			Converting Field-		Semiconductor
			Programmable Gate Array		Corporation
			Implementations Into Mask-		
			Programmable Logic Cell		
00/507 057	5550450	TT 1. 10.	Implementations		.
08/507,957	5559450	United States	Programmable Function Unit	Issued	Lattice
			As Parallel Multiplier Cell		Semiconductor
00/520 020	5501126	TT 1: 10: :	T 1 11 (C)	r 1	Corporation
08/528,030	5581126	United States	Interlaced layout configuration	Issued	Lattice
			for differential pairs of		Semiconductor
00/525 262	5520170	IIta. d Co. c	interconnect lines	T 1	Corporation
08/535,362	5528170	United States	Low-Skew Signal Routing In A	Issued	Lattice
			Programmable Array		Semiconductor
00/551 074	5615150	United States	control coto odducesed cur	Ingred 1	Corporation
08/551,974	3013130	Omied States	control gate-addressed cmos	Issued	Lattice Samioanduster
			non-volatile cell that programs		Semiconductor
			through gates of CMOS transistors		Corporation
00/554 000	5507045	United States	CMOS EEPROM cell with	Ingre- J	T 0441 = -
08/554,092	5587945	United States		Issued	Lattice Semiconductor
			tunneling window in the read		
	1	<u> </u>	path	<u> </u>	Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/560,038	5666309	United States	Memory cell for a programmable logic device	Issued	Lattice Semiconductor
			(PLD) avoiding pumping programming voltage above an NMOS threshold		Corporation
08/560,933	5587921	United States	Array of configurable logic blocks each including a lookup table having inputs coupled to a first multiplexer and having outputs to a second multiplexer	Issued	Lattice Semiconductor Corporation
08/561,306	5672521	United States	Method of forming multiple gate oxide thicknesses on a wafer substrate	Issued	Lattice Semiconductor Corporation
08/573,622	5809522	United States	Microprocessor system with process identification tag entries to reduce cache flushing after a context switch	Issued	Lattice Semiconductor Corporation
08/574,776	5739713	United States	Deconvolution input buffer compensating for capacitance of a switch matrix of a high density programmable logic device	Issued	Lattice Semiconductor Corporation
08/575,898	5736888	United States	Capacitance elimination circuit	Issued	Lattice Semiconductor Corporation
08/575,852	5719516	United States	Clock generator circuit for use with a dual edge register that provides a separate enable for each edge over an input clock signal	Issued	Lattice Semiconductor Corporation
08/596,679	5598346	United States	Array of configurable logic blocks including network means for broadcasting clock signals to different pluralities of logic blocks	Issued	Lattice Semiconductor Corporation
08/606,702	5623217	United States	Field Programmable Gate Array With Write-Port Enabled Memory	Issued	Lattice Semiconductor Corporation
08/614,728	5926841	United States	Segment descriptor cache for a processor	Issued	Lattice Semiconductor Corporation
08/625,403	5646901	United States	CMOS memory cell with tunneling during program and erase through the NMOS and PMOS transistors and a pass gate separating the NMOS and PMOS transistors	Issued	Lattice Semiconductor Corporation
08/632,811	5751163	United States	Parallel Programming of ISP Devices Using An Automatic Tester	Issued	Lattice Semiconductor Corporation
08/635,184	5666087	United States	Active Resistor For Stability Compensation [of Transconductor & Op-Amp Based Gain & Filter Stages]	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/643,807	5748525	United States	Array cell circuit with split read/write line	Issued	Lattice Semiconductor Corporation
08/643,291	5864486	United States	Method And Apparatus For In- System Programming of A Programmable Logic Device Using a Two-Wire Interface	Issued	Lattice Semiconductor Corporation
08/653,186	5789939	United States	Very high-density complex programmable logic device with a multi-tiered hierarchical switch matrix and optimized flexible logic allocation	Issued	Lattice Semiconductor Corporation
08/659,279	5723984	United States	Field programmable gate array (FPGA) with interconnect encoding	Issued	Lattice Semiconductor Corporation
08/659,941	5808942	United States	Field programmable gate array (FPGA) having an improved configuration memory and look up table	Issued	Lattice Semiconductor Corporation
08/664,190	5830795	United States	Simplified masking process for programmable logic device manufacture	Issued	Lattice Semiconductor Corporation
08/666,193	5760609	United States	Clock signal providing circuit with enable and a pulse generator with enable for use in a block clock circuit of a programmable logic device	Issued	Lattice Semiconductor Corporation
08/668,141	5796295	United States	Reference for CMOS memory cell having PMOS and NMOS transistors with a common floating gate	Issued	Lattice Semiconductor Corporation
08/668,896	5751164	United States	Programmable logic device with multi-level power control	Issued	Lattice Semiconductor Corporation
08/683,685	5734275	United States	Programmable logic device having a sense amplifier with virtual ground	Issued	Lattice Semiconductor Corporation
08/683,373	5818294	United States	Temperature insensitive current source	Issued	Lattice Semiconductor Corporation
08/690,768	5801551	United States	Depletion mode pass gates with controlling decoder and negative power supply for a programmable logic device	Issued	Lattice Semiconductor Corporation
08/689,523	5942780	United States	An integrated circuit having, and process providing, different oxide layer thicknesses on a substrate	Issued	Lattice Semiconductor Corporation
08/696,444	5796750	United States	Method for Programming a PLD In An Automatic Tester	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner		
08/700,616	5740069	United States	Logic device (PLD) having	Issued	Lattice		
,			direct connections between		Semiconductor		
			configurable logic blocks		Corporation		
			(CLBs) and configurable		•		
			input/output blocks (IOBs)				
08/699,401	5960274	United States	Oxide formation process for	Issued	Lattice		
			manufacturing programmable		Semiconductor		
			logic device		Corporation		
08/702,846	5959336	United States	Decoder circuit with short	Issued	Lattice		
			channel depletion transistors		Semiconductor		
			1		Corporation		
08/710,445	5862365	United States	Configuration Pin Emulation	Issued	Lattice		
,			Circuit For a Field		Semiconductor		
			Programmable Array		Corporation		
08/723,082	5760605	United States	Programmable high speed	Issued	Lattice		
,,		4	routing switch		Semiconductor		
			I straing switch		Corporation		
08/726,512	5761116	United States	Vpp only scalable EEPROM	Issued	Lattice		
00/720,512	3701110	omica states	memory cell having transistors	155400	Semiconductor		
			with thin tunnel gate oxide		Corporation		
08/729,117	5991907	United States	Method for Testing Field	Issued	Lattice		
00/729,117	3991907	3331307	23,117	omica states	Programmable Gate Arrays	133404	Semiconductor
			Trogrammable Gate 7 trays		Corporation		
08/734,888	5805607	United States	Method for user-controlled I/O	Issued	Lattice		
00/754,000	3003007	Office States	switching during in-circuit	Issued	Semiconductor		
			programming of CPLDs		Corporation		
			through the IEEE 1149.1 test		Corporation		
			_				
08/740,948	5811987	United States	access port Block clock and initialization	Issued	Lattice		
00//+0,9+0	3611967	Office States	circuit for a complex high	Issued	Semiconductor		
			density PLD		Corporation		
08/748,041	5892962	United States	FPGA-based Processor	Issued	Lattice		
06//46,041	3692902	United States	FFGA-based Flocessol	Issued	Semiconductor		
08/745,410	5717342	United States	Output buffer incorporating	Issued	Corporation Lattice		
06/743,410	3/1/342	Officed States	shared intermediate nodes	188000	Semiconductor		
			shared intermediate nodes				
08/781,882	6028993	United States	Timed Circuit Simulation In	Issued	Corporation		
00//01,002	0020993	United States		Issued	Lattice Semiconductor		
			Hardware Using FPGAs				
00/705 006	5041701	II. to d Cooks	Made defendance	T 1	Corporation		
08/785,096	5841701	United States	Method of charging and	Issued	Lattice Semiconductor		
			discharging floating gage				
			transistors to reduce leakage		Corporation		
00/700 153	5004575	TT 1: 10: :	current	r 1	T wi		
08/799,153	5904575	United States	Method and apparatus	Issued	Lattice		
			incorporating nitrogen		Semiconductor		
			selectively for differential oxide		Corporation		
00/700 227	5005004	77.1.10	growth		*		
08/799,235	5885904	United States	Method to incorporate, and a	Issued	Lattice		
			device having, oxide		Semiconductor		
			enhancement dopants using gas		Corporation		
			immersion laser doping (GILD)				
			for selectively growing an				
			oxide layer				

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/823,953	6190966	United States	Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion	Issued	Lattice Semiconductor Corporation
08/828,520	5905385	United States	Memory bits used to couple look up table inputs to facilitate increased availability to routing resources particularly for variable sized look up tables for a field programmable gate array (FPGA)	Issued	Lattice Semiconductor Corporation
08/831,372	5844912	United States	Fast verify for CMOS memory cell	Issued	Lattice Semiconductor Corporation
08/827,671	5835405	United States	Application Specific Modules in a Programmable Logic Device	Issued	Lattice Semiconductor Corporation
08/843,150	6087275	United States	Reduction of n-channel parasitic transistor leakage by using low power/low pressure phosphosilicate glass	Issued	Lattice Semiconductor Corporation
08/838,487	6034541	United States	In-System Programmable Interconnect Circuit	Issued	Lattice Semiconductor Corporation
08/856,926	5949279	United States	Devices for sourcing constant supply current from power supply in system with integrated circuit having variable supply current requirement	Issued	Lattice Semiconductor Corporation
08/859,761	5989957	United States	Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion concentration	Issued	Lattice Semiconductor Corporation
08/871,589	5978272	United States	Nonvolatile memory structure for programmable logic devices	Issued	Lattice Semiconductor Corporation
08/899,428	6028447	United States	FPGA Having Predictable Open-Drain Drive Mode	Issued	Lattice Semiconductor Corporation
08/912,763	6072351	United States	Output buffer for making a high voltage (5.0 volt) compatible input/output in a low voltage (2.5 volt) semiconductor process	Issued	Lattice Semiconductor Corporation
08/931,798	6359466	United States	Circuitry to provide fast carry	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/938,550	6020755	United States	Hybrid Programmable Gate	Issued	Lattice
			Arrays		Semiconductor
00/0/0 20/	6007212	17.1.10		<u> </u>	Corporation
08/948,306	6097212	United States	Variable grain architecture for	Issued	Lattice
			FPGA integrated circuits		Semiconductor
					Corporation
08/947,888	5854114	United States	Data retention of EEPROM cell	Issued	Lattice
			with shallow trench isolation		Semiconductor
			using thicker liner oxide		Corporation
08/949,992	6028463	United States	Programmable Clock Manager	Issued	Lattice
			For A Programmable Logic		Semiconductor
			Device that Can Generate At		Corporation
			Least Two Different Output		
			Clocks		
08/950,444	6216191	United States	Field Programmable Gate	Issued	Lattice
,			Array Having A Dedicated		Semiconductor
			Processor Interface		Corporation
08/950,446	5986471	United States	Bi-directional Buffers and	Issued	Lattice
00.700,			Supplemental Logic and	200 4.2 4.	Semiconductor
			Interconnect Cells for		Corporation
			Programmable Logic Devices		Corporation
08/950,448	6060902	United States	A Programmable Clock	Issued	Lattice
00/230,440	0000702	Office States	Manager For A Programmable	133404	Semiconductor
			Logic Device that Can Be		Corporation
			Programmed Without		Corporation
00/050 624	6040224	United States	Reconfiguring the Device	To asser d	Lattica
08/950,624	6049224	United States	Programmable Logic Device	Issued	Lattice
			With Logic Cells Having A		Semiconductor
00/05/ 100	60.10.5==		Flexible Input Structure		Corporation
08/951,128	6043677	United States	Programmable Clock Manager	Issued	Lattice
			For A Programmable Logic		Semiconductor
			Device that Can Implement		Corporation
			Delay-Locked Loop Functions		
08/964,421	6389321	United States	Simultaneous Wired and	Issued	Lattice
			Wireless Remote In-System		Semiconductor
			Programming of Multiple		Corporation
			Remote Systems		
08/974,799	6003150	United States	Method for Testing Field	Issued	Lattice
			Programmable Gate Arrays		Semiconductor
					Corporation
08/996,361	6275064	United States	Symmetrical, extended and fast	Issued	Lattice
			direct connections between		Semiconductor
			variable grain blocks in FPGA		Corporation
			integrated circuits		_
08/996,049	6127843	United States	Dual port SRAM memory for	Issued	Lattice
<i>'</i>			run time use in FPGA		Semiconductor
			integrated circuits		Corporation
08/995,615	6034544	United States	Programmable input/output	Issued	Lattice
			block (IOB) in FPGA	200404	Semiconductor
			integrated circuits		Corporation
08/995,614	5982193	United States	Input/output block (IOB)	Issued	Lattice
001773,017	3702133	omica states	connections to MAXL lines,	issucu	Semiconductor
			NOR lines and dendrites in		Corporation
					Corporation
			FPGA integrated circuits		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
08/995,612	5990702	United States	Flexible direct connections between input/output blocks (IOBs) and variable grain blocks (VBGs) in FPGA integrated circuits	Issued	Lattice Semiconductor Corporation
08/997,221	6107823	United States	Programmable control multiplexing for input/output blocks (IOBs) in FPGA integrated circuits	Issued	Lattice Semiconductor Corporation
08/996,119	5986480	United States	Multiple input zero power and/nor gate for use in a field programmable gate array (FPGA)	Issued	Lattice Semiconductor Corporation
08/996,530	6134703	United States	A Process for Programming PLDs and Embedded Non- Volatile Memories	Issued	Lattice Semiconductor Corporation
08/998,978	6102963	United States	Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting insystem reconfiguring of PLD's	Issued	Lattice Semiconductor Corporation
09/008,762	6130551	United States	Synthesis-friendly FPGA architecture with variable length and variable timing interconnect	Issued	Lattice Semiconductor Corporation
09/010,000	6034538	United States	Virtual Logic System For Reconfigurable Hardware	Issued	Lattice Semiconductor Corporation
09/023,669	6025637	United States	Spacer based antifuse structure for low capacitance and high reliability and method of fabrication thereof	Issued	Lattice Semiconductor Corporation
09/023,506	6023570	United States	Sequential and Simultaneous Manufacturing Programming of Multiple In-System Programmable Systems Through a Data Network	Issued	Lattice Semiconductor Corporation
09/026,814	6093946	United States	EEPROM cell with field- edgeless tunnel window using shallow trench isolation process	Issued	Lattice Semiconductor Corporation
09/037,095	6128770	United States	Configurable logic array including IOB to longlines interconnect means for providing selectable access to plural longlines from each IOB (input/output block)	Issued	Lattice Semiconductor Corporation
09/045,128	6064225	United States	Global Signal Distribution With Reduced Routing Tracks In An FPGA	Issued	Lattice Semiconductor Corporation
09/046,404	5982683	United States	Enhanced method of testing semiconductor devices having nonvolatile elements	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/053,251	6556154	United States	Offset Voltage Calibration	Issued	Lattice
			DAC With Reduced Sensitivity		Semiconductor
			To Mismatch Errors		Corporation
09/059,552	6108806	United States	Method of Testing and	Issued	Lattice
			Diagnosing Field		Semiconductor
			Programmable Gate Arrays		Corporation
09/067,320	6154050	United States	Internal tristate bus with	Issued	Lattice
			arbitration logic		Semiconductor
					Corporation
09/067,318	6104207	United States	Programmable Logic Device	Issued	Lattice
					Semiconductor
					Corporation
09/069,035	6133750	United States	Combination of global clock	Issued	Lattice
			and localized clocks		Semiconductor
					Corporation
09/069,768	6002610	United States	Non-Volatile Memory Element	Issued	Lattice
			For Programmable Logic		Semiconductor
			Applications and Operational		Corporation
			Methods Therefor		
09/080,906	6225821	United States	Package migration for related	Issued	Lattice
			programmable logic devices		Semiconductor
					Corporation
09/083,335	6304099	United States	Method and structure for	Issued	Lattice
			dynamic in-system		Semiconductor
			programming		Corporation
09/083,336	6066977	United States	Programmable Output Voltage	Issued	Lattice
			Levels		Semiconductor
					Corporation
09/083,205	6255847	United States	Programmable Logic Device	Issued	Lattice
					Semiconductor
					Corporation
09/086,437	6087696	United States	Stacked tunneling dielectric	Issued	Lattice
			technology for improving data		Semiconductor
			retention of EEPROM cell		Corporation
09/109,123	6202182	United States	Method and Apparatus For	Issued	Lattice
			Testing Field Programmable		Semiconductor
			Gate Arrays		Corporation
09/114,385	6028758	United States	Electrostatic discharge (ESD)	Issued	Lattice
			protection for a 5.0 volt		Semiconductor
			compatible input/output (I/O) in		Corporation
			a 2.5 volt semiconductor		
			process		
09/114,717	6091595	United States	Electrostatic discharge (ESD)	Issued	Lattice
			protection for NMOS pull up		Semiconductor
			transistors of a 5.0 volt		Corporation
			compatible output buffer using		
			2.5 volt process transistors		
09/114,718	6043969	United States	Ballast resistors with parallel	Issued	Lattice
			stacked NMOS transistors used		Semiconductor
			to prevent secondary		Corporation
			breakdown during ESD with		
	1		2.5 volt process transistors		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/115,683	6124732	United States	Signaling Voltage Range	Issued	Lattice
			Discriminator		Semiconductor
					Corporation
09/118,200	6028446	United States	Flexible Synchronous and	Issued	Lattice
			Asynchronus Circuits for A		Semiconductor
			Very High Density		Corporation
			Programmable Logic Device		
09/134,174	6064105	United States	Data retention of EEPROM cell	Issued	Lattice
			with shallow trench isolation		Semiconductor
			using thicker liner oxide		Corporation
09/145,793	6087854	United States	High Speed Line Driver With	Issued	Lattice
			Direct and Complementary		Semiconductor
			Outputs		Corporation
09/169,848	6347387	United States	Test Circuits For Multiple	Issued	Lattice
			FPGA Systems		Semiconductor
					Corporation
09/169,492	6424003	United States	EEPROM cell with self-aligned	Issued	Lattice
,			tunneling window		Semiconductor
					Corporation
09/187,691	6228696	United States	Semiconductor-oxide-	Issued	Lattice
05/10/,051	0220090	o into a states	semiconductor capacitor	185404	Semiconductor
			formed in integrated circuit		Corporation
09/187,689	6154051	United States	Tileable and compact layout for	Issued	Lattice
07/10/,007	0154051	Office States	super variable grain blocks	155400	Semiconductor
			within FPGA device		Corporation
09/186,917	6229336	United States	Programmable integrated	Issued	Lattice
05/100,517	0227330	Office States	circuit device with slew control	155400	Semiconductor
			and skew control		Corporation
09/188,778	6169432	United States	High voltage switch for	Issued	Lattice
09/100,770	0109432	Office States	providing voltages higher than	188000	Semiconductor Semiconductor
			2.5 volts with transistors made		
					Corporation
09/192,094	6291327	United States	using a 2.5 volt process Optimization of S/D annealing	Issued	Lattice
09/192,094	0291327	United States	to minimize random S/D shorts	issued	Semiconductor
00/102 00/	6221733	II.it. d Ct.t.	in memory array Reduction of mechanical stress	Issued	Corporation Lattice
09/192,096	0221733	United States		issued	Semiconductor
			in shallow trench isolation		
00/106 440	6101613	II	process	T	Corporation
09/196,449	6191612	United States	Enhanced I/O control flexibility	Issued	Lattice
			for generating control signals		Semiconductor
00/10/ 000	5012550	TT ': 10: :	D :125	т 1	Corporation
09/196,080	5912550	United States	Power converter with 2.5	Issued	Lattice
			semiconductor process		Semiconductor
00/100 706	6210077	77.1.10	components		Corporation
09/198,796	6218857	United States	Variable sized line driving	Issued	Lattice
			amplifiers for input/output		Semiconductor
			blocks (IOBs) in FPGA		Corporation
	1		integrated circuits		
09/200,395	6261944	United States	Semiconductor device having	Issued	Lattice
			high reliability passivation and		Semiconductor
			fabrication method		Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/198,653	6009033	United States	Method of programming and erasing an EEPROM device under an elevated temperature and apparatus thereof	Issued	Lattice Semiconductor Corporation
09/199,664	6353352	United States	Clock tree topology	Issued	Lattice Semiconductor Corporation
09/201,081	6133769	United States	Phase locked loop with a lock detector	Issued	Lattice Semiconductor Corporation
09/203,149	6404006	United States	EEPROM cell with tunneling across entire separated channels	Issued	Lattice Semiconductor Corporation
09/217,647	5969992	United States	EEPROM cell using p-well for	Issued	Lattice Semiconductor Corporation
09/207,558	6175266	United States	Operational amplifier with CMOS transistors made using 2.5 volt process transistors	Issued	Lattice Semiconductor Corporation
09/208,203	6163168	United States	Efficient interconnect network for use in FPGA device having variable grain architecture	Issued	Lattice Semiconductor Corporation
09/212,022	6124730	United States	Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources	Issued	Lattice Semiconductor Corporation
09/212,330	6100715	United States	Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources	Issued	Lattice Semiconductor Corporation
09/212,331	6081473	United States	FPGA integrated circuit having embedded SRAM memory blocks each with statically and dynamically controllable read mode	Issued	Lattice Semiconductor Corporation
09/216,662	6204686	United States	Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently- directed and tristateable interconnect resources	Issued	Lattice Semiconductor Corporation
09/216,051	6214666	United States	Method of forming a non- volatile memory device	Issued	Lattice Semiconductor Corporation
09/217,648	6232631	United States	Floating gate memory cell structure with programming mechanism outside the read path	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/217,646	6282123	United States	Method of fabricating, programming, and erasing a dual pocket two sided program/erase non-volatile memory cell	Issued	Lattice Semiconductor Corporation
09/218,987	6294810	United States	EEPROM cell with tunneling at separate edge and channel regions	Issued	Lattice Semiconductor Corporation
09/220,469	6157568	United States	Avalanche programmed floating gate memory cell structure with program element in first polysilicon layer	Issued	Lattice Semiconductor Corporation
09/221,360	6294809	United States	Avalanche programmed floating gate memory cell structure with program element in polysilicon	Issued	Lattice Semiconductor Corporation
09/226,702	6215700	United States	PMOS avalanche programmed floating gate memory cell structure	Issued	Lattice Semiconductor Corporation
09/227,981	6197638	United States	Oxide formation process for manufacturing programmable logic device	Issued	Lattice Semiconductor Corporation
09/235,356	6097664	United States	Multi-port SRAM cell array having plural write paths including for writing through addressable port and through serial boundary scan	Issued	Lattice Semiconductor Corporation
09/235,351	6181163	United States	FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control	Issued	Lattice Semiconductor Corporation
09/235,615	6211695	United States	FPGA integrated circuit having embedded SRAM memory blocks with registered address and data input sections	Issued	Lattice Semiconductor Corporation
09/239,072	5999449	United States	Two transistor EEPROM cell using P-well for tunneling across a channel	Issued	Lattice Semiconductor Corporation
09/240,560	6297128	United States	Process for manufacturing shallow trenches filled with dielectric material having low mechanical stress	Issued	Lattice Semiconductor Corporation
09/245,813	6294811	United States	Two transistor EEPROM cell	Issued	Lattice Semiconductor Corporation
09/255,410	6075724	United States	Method for sorting semiconductor devices having a plurality of non-volatile memory cells	Issued	Lattice Semiconductor Corporation
09/255,053	6255169	United States	Process for fabricating a high- endurance non-volatile memory device	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/256,245	6133164	United States	Fabrication of oxide regions	Issued	Lattice
			having multiple thicknesses		Semiconductor
			using minimized number of		Corporation
			thermal cycles		_
09/261,776	6256758	United States	Fault Tolerance Operation of	Issued	Lattice
			Field Programmable Gate		Semiconductor
			Arrays		Corporation
263412	6075293	United States	Semiconductor device having a	Issued	Lattice
			multi-layer metal interconnect		Semiconductor
			structure		Corporation
09/268,897	6207989	United States	Non-volatile memory device	Issued	Lattice
			having a high-reliability		Semiconductor
			composite insulation layer		Corporation
09/276,991	6031365	United States	Band gap reference using a low	Issued	Lattice
ŕ			voltage power supply		Semiconductor
					Corporation
09/276,990	6163175	United States	High voltage detector to control	Issued	Lattice
,			a power supply voltage pump		Semiconductor
			for a 2.5 volt semiconductor		Corporation
			process device		1
09/277,441	6326663	United States	Avalanche injection EEPROM	Issued	Lattice
			memory cell with p-type		Semiconductor
			control gate		Corporation
09/280,887	6172392	United States	Boron doped silicon capacitor	Issued	Lattice
,			plate		Semiconductor
			•		Corporation
09/286,830	6284626	United States	Angled nitrogen ion	Issued	Lattice
			implantation for minimizing		Semiconductor
			mechanical stress on side walls		Corporation
			of an isolation trench		•
09/288,062	6265900	United States	High Speed Logical OR Circuit	Issued	Lattice
					Semiconductor
					Corporation
09/287,976	6413826	United States	Gate insulator process for	Issued	Lattice
			nanometer MOSFETs		Semiconductor
					Corporation
09/310,071	6424000	United States	Floating gate memory	Issued	Lattice
			apparatus and method for		Semiconductor
			selected programming thereof		Corporation
09/316,241	6274898	United States	Triple-well EEPROM cell	Issued	Lattice
			using p-well for tunneling		Semiconductor
			across a channel		Corporation
09/318,570	6552595	United States	High Voltage Discharge	Issued	Lattice
			Scheme		Semiconductor
					Corporation
09/320389	6118693	United States	Electrically erasable non-	Issued	Lattice
			volatile memory cell with		Semiconductor
			integrated SRAM to reduce		Corporation
			testing time		•
09/320,392	6067252	United States	Electrically erasable non-	Issued	Lattice
			volatile memory cell with no		Semiconductor
	1		static power dissipation	1	Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/326,940	6184713	United States	Scalable architecture for high density CPLD's having two-	Issued	Lattice Semiconductor
			level hierarchy of routing resources		Corporation
09/326,140	6150841	United States	Enhanced storage macrocell	Issued	Lattice
,,-			module for high density CPLD		Semiconductor
			architectures		Corporation
09/330,753	6628660	United States	Finite State Machine with	Issued	Lattice
			Associated Memory		Semiconductor
					Corporation
09/334,051	6028789	United States	Zero-power CMOS non-	Issued	Lattice
			volatile memory cell having an		Semiconductor
			avalanche injection element		Corporation
09/334,052	6034893	United States	Non-volatile memory cell	Issued	Lattice
			having dual avalanche injection		Semiconductor
004400 000	5 10 100 5		elements		Corporation
09/400,029	6404226	United States	Integrated Circuit With	Issued	Lattice
			Standard Cell Logic and Spare		Semiconductor
00/405 050	(550020	II.'. 10	Gates	т 1	Corporation
09/405,958	6550030	United States	On-Line Testing of the	Issued	Lattice Semiconductor
			Programmable Logic Blocks In Field Programmable Gate		Corporation
			Arrays		Corporation
09/406,219	6574761	United States	On-Line Testing of the	Issued	Lattice
07/400,217	0374701	Office States	Programmable Interconnect	133404	Semiconductor
			Network In Field		Corporation
			Programmable Gate Arrays		Corporation
09/433,642	6191609	United States	Combination of global clock	Issued	Lattice
		4	and localized clocks		Semiconductor
					Corporation
09/440,460	6294925	United States	Programmable Logic Device	Issued	Lattice
					Semiconductor
					Corporation
09/440,207	6278311	United States	Method for minimizing	Issued	Lattice
			instantaneous currents when		Semiconductor
			driving bus signals		Corporation
09/441,220	6208559	United States	Method of operating EEPROM	Issued	Lattice
			memory cells having transistors		Semiconductor
			with thin gate oxide and		Corporation
00/452 017	6127720	TT 1: 1 C: :	reduced disturb	T 1	T
09/452,017	6137738	United States	Method For In-System	Issued	Lattice
			Programming of Serially		Semiconductor
			Configured EEPROMS Using a		Corporation
09/454,322	6326808	United States	JTAG Interface of an FPGA Inversion of Product Term Line	Issued	Lattice
071434,344	0.520000	Omied States	Before or Logic in a	155000	Semiconductor
			Programmable Logic Device		Corporation
			(PLD)		Corporation
09/472,645	6150842	United States	Variable grain architecture for	Issued	Lattice
02/11/2,010	3130312	Jinea States	FPGA integrated circuits	Issued	Semiconductor
					Corporation
09/506,180	6362684	United States	Amplifier Having an	Issued	Lattice
,			Adjustable Resistor Network		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/507,580	6424209	United States	Integrated Programmable Continuous Time Filter with Programmable Capacitor Arrays	Issued	Lattice Semiconductor Corporation
09/548,171	6351157	United States	Output buffer for making a high voltage (5.0 volt) compatible input/output in a low voltage (2.5 volt) semiconductor process	Issued	Lattice Semiconductor Corporation
09/567,898	6288937	United States	Decoded Generic Routing Pool	Issued	Lattice Semiconductor Corporation
09/578,086	6570212	United States	Complementary avalanche injection EEPROM cell	Issued	Lattice Semiconductor Corporation
09/603,119	6292930	United States	Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources	Issued	Lattice Semiconductor Corporation
09/603,807	6216257	United States	FPGA device and method that includes a variable grain function architecture for implementing configuration logic blocks and a complimentary variable length interconnect architecture for providing configurable routing between configuration logic blocks	Issued	Lattice Semiconductor Corporation
09/611,449	6530049	United States	On-line Fault Tolerant Operation Via Incremental Reconfiguration of Field Programmable Gate Arrays	Issued	Lattice Semiconductor Corporation
09/626,094	6380759	United States	Variable grain architecture for FPGA integrated circuits	Issued	Lattice Semiconductor Corporation
09/632,319	6567969	United States	Configurable Logic Array Including Lookup Table Means For Generating Functions of Different Numbers Of Input Terms	Issued	Lattice Semiconductor Corporation
09/643,279	6627947	United States	Compact single-poly two- transistor EEPROM cell	Issued	Lattice Semiconductor Corporation
09/651,689	6433602	United States	High speed schmitt trigger with low supply voltage	Issued	Lattice Semiconductor Corporation
09/660,707	6370071	United States	High Voltage CMOS switch	Issued	Lattice Semiconductor Corporation
09/661,585	6462576	United States	Programmable Logic Device	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/668,896	6701340	United States	Double Differential	Issued	Lattice
			Comparator and Programmable		Semiconductor
			Analog Block Architecture		Corporation
			Using Same		
09/669,186	6249144	United States	Methods for configuring	Issued	Lattice
			FPGA's having variable grain		Semiconductor
			blocks and shared logic for		Corporation
			providing time-shared access to		
			interconnect resources		
09/671,853	6631487	United States	On-Line Testing of Field	Issued	Lattice
03/0/1,033	0031107	Cinica States	Programmable Gate Array	155404	Semiconductor
			Resources		Corporation
09/692,694	6470485	United States	Scalable and parallel processing	Issued	Lattice
09/092,094	0470463	Officed States	methods and structures for	188000	Semiconductor
			testing configurable		Corporation
			interconnect network in FPGA		
00/504 405	6505315	77 1. 10	device	.	T .
09/704,487	6507212	United States	Wide input programmable logic	Issued	Lattice
			system and method		Semiconductor
					Corporation
09/651,805	6455912	United States	Process for manufacturing	Issued	Lattice
			shallow trenches filled with		Semiconductor
			dielectric material having low		Corporation
			mechanical stress		_
09/712,000	6356107	United States	Method and structure for	Issued	Lattice
,			dynamic in-system		Semiconductor
			programming		Corporation
09/721,153	6348813	United States	Scalable architecture for high	Issued	Lattice
05/721,135	05 10015	Cinica States	density CPLD's having two-	155404	Semiconductor
			level hierarchy of routing		Corporation
			resources		Corporation
09/732,216	6735706	United States	Programmable power	Issued	Lattice
09//32,210	0733700	United States		Issued	
			management system and		Semiconductor
00/721 104	6524011	TT 1: 10: :	method	т 1	Corporation
09/731,184	6524911	United States	Combination of BPTEOS oxide	Issued	Lattice
			film with CMP and RTA to		Semiconductor
			achieve good data retention		Corporation
09/731,185	6287916	United States	Method for forming a	Issued	Lattice
			semiconductor device using		Semiconductor
			LPCVD nitride to protect		Corporation
			floating gate from charge loss		
09/733,878	6526558	United States	Methods for configuring	Issued	Lattice
			FPGA's having variable grain		Semiconductor
			blocks and shared logic for		Corporation
			providing symmetric routing of		
			result output to differently-		
			directed and tristateable		
			interconnect resources		
09/775,488	6462602	United States	Voltage Level Translator	Issued	Lattice
0)1113, 1 00	0702002	Office States	Systems And Methods	133404	Semiconductor
			Systems And Methods		
00/775 400	6414501	Hait- J.C.	Imamova J 116	T 1	Corporation
09/775,489	6414521	United States	Improved sense amplifier	Issued	Lattice
			systems and methods		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/818,257	6496969	United States	Programming Programmable Logic Devices Using Hidden Switches	Issued	Lattice Semiconductor Corporation
09/841,209	6590415	United States	Methods for configuring FPGA's having variable grain blocks and shared logic for providing time-shared access to interconnect resources	Issued	Lattice Semiconductor Corporation
09/863,656	6535043	United States	Clock Signal Selection System, Method of Generating A Clock Signal And Programmable Clock Manager Including Same	Issued	Lattice Semiconductor Corporation
09/864,276	6486705	United States	Signal Distribution Scheme In Field Programmable Gate Array (FPGA) or Field Programmable Systems Chip (FPSC) Including Cycle Stealing Units	Issued	Lattice Semiconductor Corporation
09/864,284	6472904	United States	Double Data Rate Input And Output In A Programmable Logic Device	Issued	Lattice Semiconductor Corporation
09/864,289	6480026	United States	Multi-functional I/O Buffers In a Field Programmable Gate Array (FPGA)	Issued	Lattice Semiconductor Corporation
09/864,277	6483342	United States	Multi-Master Multi-Slave Bus In Field Programmable Gate Array (FPGA)	Issued	Lattice Semiconductor Corporation
09/864,290	6772230	United States	Field Programmable Gate Array (FPGA) Bit Stream Format	Issued	Lattice Semiconductor Corporation
09/870,877	6498538	United States	Low Jitter Integrated Phase Locked Loop With Broad Tuning Range	Issued	Lattice Semiconductor Corporation
09/870,541	6455375	United States	EEPROM tunnel window for program injection via P+ contacted inversion	Issued	Lattice Semiconductor Corporation
09/881,950	6614291	United States	Low Voltage, High Speed CMOS CML Latch and MUX Devices	Issued	Lattice Semiconductor Corporation
09/885,243	6429692	United States	High Speed Data Sampling With Reduced Metastability	Issued	Lattice Semiconductor Corporation
09/927,289	6492877	United States	Improved Coupling For LC- Based VCO	Issued	Lattice Semiconductor Corporation
09/927,612	6525617	United States	Buffering For LC-Based Stage	Issued	Lattice Semiconductor Corporation
09/927,793	6653860	United States	Enhanced logic macrocell with expanded PT (product term) sharing capability for Use in High Density CPLD Architectures	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/941,454	6489835	United States	Low Voltage Bandgap	Issued	Lattice
			Reference Circuit		Semiconductor
					Corporation
09/949,112	6593222	United States	Method to improve the	Issued	Lattice
			reliability of thermosonic gold		Semiconductor
			to aluminum wire bonds		Corporation
09/966,967	6832231	United States	Multiple Width Random	Issued	Lattice
,			Number Generation		Semiconductor
					Corporation
10/011,549	6693830	United States	Single Poly Two-Transistor	Issued	Lattice
,			EEPROM Cell With		Semiconductor
			Differentially Doped Floating		Corporation
			Gate		r
10/053,004	6989551	United States	Test structure for determining	Issued	Lattice
10,000,00	0303001		the minimum tunnel opening	155404	Semiconductor
			size in a non-volatile memory		Corporation
			cell		Corporation
10/010,011	6515899	United States	Non-Volatile Memory Cell	Issued	Lattice
10,010,011	0010033		With Enhanced Cell Drive	Issued	Semiconductor
			Current		Corporation
09/991,245	6611463	United States	Zero Power Programmable	Issued	Lattice
03,7331,210	0011.00		Memory Cell	155404	Semiconductor
					Corporation
09/992,493	6489806	United States	Zero power logic cell for use in	Issued	Lattice
0,7,5,2,1,5	0.0000		programmable logic devices	155404	Semiconductor
			programmatic regio de vices		Corporation
10/006,559	7003066	United States	Digital Phase locked Loop with	Issued	Lattice
10/000,555	7003000	omica states	Phase Selector having	133404	Semiconductor
			Minimized Number of Phase		Corporation
			Interpolators		Corporation
10/006,610	6999543	United States	Clock Data Recovery	Issued	Lattice
10,000,010	03330.0		Deserializer With	155404	Semiconductor
			Programmable Sync Detect		Corporation
			Logic		Corporation
10/006,516	6993108	United States	Digital Phase Locked Loop	Issued	Lattice
10,000,010	0335100		With Programmable Digital	155404	Semiconductor
			Filter		Corporation
10/021,873	6661254	United States	Programmable Interconnect	Issued	Lattice
10,021,075	000120.		Circuit With A Phase-Locked	155404	Semiconductor
			Loop		Corporation
10/017,725	6674303	United States	Programmable I/O cell with	Issued	Lattice
10/01/,/20	307 1303	Jinea States	bidirectional and shift register	155404	Semiconductor
			capabilities		Corporation
10/017,859	6605959	United States	Structure and Method for	Issued	Lattice
-0.01.,000			Implementing Wide		Semiconductor
			Multiplexers		Corporation
10/022,464	7154298	United States	Block oriented architecture for	Issued	Lattice
10,022,101	7131270	Jinea States	programmable interconnect	155404	Semiconductor
			circuit		Corporation
10/021,844	6703860	United States	I/O Block for Programmable	Issued	Lattice
10/021,077	0703000	omica states	Interconnect Circuit	133404	Semiconductor
			interconnect Circuit		Corporation
			1		Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/023,053	6653861	United States	Multi-level Routing Structure	Issued	Lattice
ŕ			for a Programmable		Semiconductor
			Interconnect Circuit		Corporation
10/023,226	6650141	United States	High Speed Interface For a	Issued	Lattice
,			Programmable Interconnect		Semiconductor
			Circuit		Corporation
10/059,624	6636442	United States	Non-volatile memory element	Issued	Lattice
10,000,02.			having a cascoded transistor	100000	Semiconductor
			scheme to reduce oxide field		Corporation
			stress		Corporation
10/061,057	6845044	United States	Method of preventing high Icc	Issued	Lattice
10/001,037	0013011	Omica States	at start-up in zero-power	133404	Semiconductor
			EEPROM cells for PLD		Corporation
			applications		Corporation
10/066,031	6680625	United States	Symmetrical CML Logic Gate	Issued	Lattice
10/000,031	0080023	United States		Issueu	Semiconductor
			System		
10/002 050	(701170	United States	I. (10' '- P	т 1	Corporation
10/082,050	6781170	United States	Integrated Circuit Base	Issued	Lattice
			Transistor Structure And		Semiconductor
			Associated Programmable Cell		Corporation
101002 720	6600100	** 1.0	Library		
10/083,728	6600188	United States	An EEPROM with neutralized	Issued	Lattice
			doping at tunnel window edge		Semiconductor
					Corporation
10/090,209	6621298	United States	Variable grain architecture for	Issued	Lattice
			FPGA integrated circuits		Semiconductor
					Corporation
10/103,100	6795959	United States	Integrated Delay Discriminator	Issued	Lattice
			For Use With a Field-		Semiconductor
			Programmable Gate Array and		Corporation
			A Method of Determining a		
			Time Delay Thereof		
10/106,509	6907439	United States	FFT address generation method	Issued	Lattice
			and apparatus		Semiconductor
					Corporation
10/108,401	6976047	United States	Skipped carry incrementer for	Issued	Lattice
			FFT address generation		Semiconductor
					Corporation
10/112,370	6639431	United States	Differential Input Comparator	Issued	Lattice
					Semiconductor
					Corporation
10/128,943	6660579	United States	Zero Power Memory Cell With	Issued	Lattice
			Improved Data Retention		Semiconductor
					Corporation
10/131,883	7032162	United States	Polynomial Expander for	Issued	Lattice
			Generating Coefficients of a		Semiconductor
			Polynomial from Roots of the		Corporation
			Polynomial		
10/133,016	6765408	United States	Device and Method with	Issued	Lattice
,			Generic Logic Blocks		Semiconductor
	1	i			

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/135,308	6814296	United States	Integrated Circuit and	Issued	Lattice
			Associated Design Method		Semiconductor
			With Antenna Error Control		Corporation
			Using Spare Gates		
10/135,325	6600341	United States	Integrated Circuit and	Issued	Lattice
			Associated Design Method		Semiconductor
			Using Spare Gate Islands		Corporation
10/146,739	6714048	United States	Input Buffer With Selectable	Issued	Lattice
			PCL, GTL, or PECL		Semiconductor
			Compatibility		Corporation
10/146,826	6657458	United States	Output Buffer With Feedback	Issued	Lattice
			From An Input Buffer To		Semiconductor
			Provide Selectable PCL, GTL,		Corporation
			or PECL Compatability		
10/146,769	6870391	United States	Input Buffer With CMOS	Issued	Lattice
			Driver Gate Current Control		Semiconductor
			Enabling Selectable PCL, GTL,		Corporation
			or PECL Compatibility		
10/147,199	6714043	United States	Output Buffer Having	Issued	Lattice
			Programmable Drive Current		Semiconductor
			And Output Voltage Limits		Corporation
10/146,734	6720755	United States	Band Gap Reference Circuit	Issued	Lattice
					Semiconductor
					Corporation
10/147,011	6760209	United States	Electrostatic Discharge	Issued	Lattice
			Protection Circuit		Semiconductor
					Corporation
10/151,753	6798244	United States	Output Buffer With	Issued	Lattice
			Overvoltage Protection		Semiconductor
					Corporation
10/150,410	6848095	United States	Method of Assigning Logic	Issued	Lattice
			Functions To Macrocells In A		Semiconductor
			Programmable Logic Device		Corporation
10/159,009	6583652	United States	Highly linear programmable	Issued	Lattice
			transconductor with large input-		Semiconductor
			signal range		Corporation
10/159,089	6717451	United States	Precision analog level shifter	Issued	Lattice
			with programmable options		Semiconductor
					Corporation
10/159,681	6806771	United States	Multimode output stage	Issued	Lattice
			converting differential to		Semiconductor
			single-ended signals using		Corporation
			current-mode input signals		
10/162,337	6596587	United States	Shallow junction EEPROM	Issued	Lattice
			Device and Process for		Semiconductor
10/1/00/07	(70.122.1	TT 1. 10	Fabricating the Device	т .	Corporation
10/160,855	6794236	United States	EEPROM Device with	Issued	Lattice
			Improved Capacitive Coupling		Semiconductor
10/1/61 265	(71.707	77.1.10	and Fabrication Process		Corporation
10/161,283	6716705	United States	EEPROM Device having a	Issued	Lattice
			Retrograde Program Junction		Semiconductor
			Region And Process for		Corporation
			Fabrication the Device		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/164,484	6703305	United States	Semiconductor Device Having Metallized Interconnect	Issued	Lattice Semiconductor
			Structure And Method Of Fabricaton		Corporation
10/187,236	6844757	United States	Converting Bits to Vectors In A	Issued	Lattice
			Programmable Logic Device		Semiconductor
					Corporation
10/191,888	6650143	United States	FPGA Based Upon Transistor	Issued	Lattice
			gate Oxide Breakdown		Semiconductor
					Corporation
10/194,771	7028281	United States	FPGA With Register-Intensive	Issued	Lattice
·			Architecture		Semiconductor
					Corporation
10/200,645	6714066	United States	Integrated Programmable	Issued	Lattice
,			Continuous Time Filter with		Semiconductor
			Programmable Capacitor		Corporation
			Arrays		. 1
10/207,292	6683477	United States	Wide input programmable logic	Issued	Lattice
			system and method		Semiconductor
					Corporation
10/210,367	6938197	United States	CRC Calculation System And	Issued	Lattice
,			Method For A Packet Arriving		Semiconductor
			On An N-Byte Wide Bus		Corporation
10/211,125	6545313	United States	EEPROM tunnel window for	Issued	Lattice
, ,			program injection via P+		Semiconductor
			contacted inversion		Corporation
10/219,046	6650142	United States	Enhanced CPLD Macrocell	Issued	Lattice
10,213,0.0	00001.2		Module Having Selectable	155404	Semiconductor
			Bypass of Steering-based		Corporation
			Resource Allocation and		Corporation
			Methods of Use		
10/233,021	7043511	United States	Performing Conditional	Issued	Lattice
		4	Operations In A Programmable		Semiconductor
			Logic Device		Corporation
10/232,912	6841447	United States	EEPROM Device Having An	Issued	Lattice
10,232,312			Isolation -Bounded Tunnel	155404	Semiconductor
			Capacitor And Fabrication		Corporation
			Process		0 0 1 P 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
10/235,380	6725442	United States	Scalable and parallel processing	Issued	Lattice
		4	methods and structures for		Semiconductor
			testing configurable		Corporation
			interconnect network in FPGA		orp or more
			device		
10/236,829	6842372	United States	EEPROM Cell Having Floating	Issued	Lattice
-,,			Gate Transistor Within a Cell		Semiconductor
			Well And a Process For		Corporation
			Fabricating the Memory Cell		2 51Portation
10/236,114	6833602	United States	Device Having Electrically	Issued	Lattice
10,230,117	0055002	omed states	Isolated Low Voltage And	133400	Semiconductor
			High Voltage Regions And		Corporation
			Process For Fabricating the		Corporation
			Device		
		<u> </u>	Device		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner	
10/236,718	6649514	United States	EEPROM Device Having	Issued	Lattice	
			Improved Data Retention And		Semiconductor	
			Process for Fabricating The		Corporation	
10/242,809	6738306	United States	Device Multiport SRAM Cell	Issued	Lattice	
10/242,009	0736300	Office States	Wuliipoit SKAW Cell	155000	Semiconductor	
					Corporation	
10/243,014	6917536	United States	Memory access Circuit and	Issued	Lattice	
10/2+3,01+	0717330	Office States	Method for reading and writing	Issued	Semiconductor	
			data with the same clock signal		Corporation	
10/251,608	6700154	United States	EEPROM cell with trench	Issued	Lattice	
10/231,000	0700151	Cinica States	coupling capacitor	155404	Semiconductor	
			couping capacitor		Corporation	
10/255,474	6907592	United States	Method of Routing In A	Issued	Lattice	
10/233,171	0,013,2	emica states	Programmable Logic Device	133404	Semiconductor	
			Trogrammable Logic Device		Corporation	
10/255,875	6809551	United States	Method of Optimizing Routing	Issued	Lattice	
10/233,073	0007331	emica states	In A Programmable Logic	155404	Semiconductor	
			Device		Corporation	
10/255,499	6803787	United States	State Machine In A	Issued	Lattice	
10/233,199	0003707	emica states	Programmable Logic Device	133404	Semiconductor	
			Trogrammaoie Logie Device		Corporation	
10/255,656	6812738	United States	Vector Routing In A	Issued	Lattice	
10/233,030	0012750	Cinica States	Programmable Logic Device	issucu	Semiconductor	
			Trogrammable Logic Device		Corporation	
10/263,251	6748575	6748575 United States	Programming Programmable	Issued	Lattice	
10/205,251	0,100,0	emica states	Logic Devices Using Hidden	155404	Semiconductor	
			Switches		Corporation	
10/263,507	6846714	6846714 U	United States	Voltage Limted EEPROM	Issued	Lattice
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Device And Process For		Semiconductor	
			Fabricating the Device		Corporation	
10/266,361	6639434	United States	Low voltage differential	Issued	Lattice	
,			signaling systems and methods		Semiconductor	
					Corporation	
10/269,804	7111183	United States	Expansion method for complex	Issued	Lattice	
,			power-sequencing applications		Semiconductor	
					Corporation	
10/269,450	6791394	United States	Power Supply Control Circuits	Issued	Lattice	
·					Semiconductor	
					Corporation	
10/269,439	6762618	United States	Innovative verify scheme for	Issued	Lattice	
			two level GRP fuse in		Semiconductor	
			programmable bus switching		Corporation	
			family		_	
10/272,582	6901572	United States	Power Sequence Controller	Issued	Lattice	
			Programming Technique		Semiconductor	
					Corporation	
10/278,415	6639449	United States	Asynchronous glitch-free clock	Issued	Lattice	
			multiplexer		Semiconductor	
					Corporation	
10/282,524	7051261	United States	Turbo Encoder With Reduced	Issued	Lattice	
			Processing Delay		Semiconductor	
					Corporation	

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/283,765	6700823	United States	Programmable common mode	Issued	Lattice
			termination for differential		Semiconductor
			input/output circuits		Corporation
10/288,667	7000210	United States	Adaptive Adjustment Of	Issued	Lattice
			Constraints During PLD		Semiconductor
			Placement Processing		Corporation
10/288,668	6813754	United States	Placement Processing For	Issued	Lattice
			Programmable Logic Devices		Semiconductor
					Corporation
10/300,190	6825733	United States	Low Jitter Integrated Phase	Issued	Lattice
			Locked Loop With Broad		Semiconductor
			Tuning Range		Corporation
10/302,439	6797568	United States	Flash Technology Transistors	Issued	Lattice
			and Method For Forming Same		Semiconductor
					Corporation
10/308,420	6710641	United States	Low Voltage Bandgap	Issued	Lattice
			Reference Circuit		Semiconductor
					Corporation
10/309,302	6650188	United States	Improved Coupling For LC-	Issued	Lattice
			Based VCO		Semiconductor
					Corporation
10/334,642	6777979	United States	FIFO memory architecture	Issued	Lattice
					Semiconductor
					Corporation
10/338,619	6753696	United States	Programmable optimized-	Issued	Lattice
			distribution logic allocator for a		Semiconductor
			high-density complex PLD		Corporation
10/365,083	7034596	United States	Adaptive input logic for phase adjustments	Issued	Lattice
					Semiconductor
					Corporation
10/368,023	6915323	United States	Macrocells Supporting A Carry	Issued	Lattice
			Cascade		Semiconductor
					Corporation
10/366,956	6788101	United States	Programmable input buffer for	Issued	Lattice
			differential and single-ended		Semiconductor
			signals		Corporation
10/367,323	6812869	United States	Noise Reduction Techniques	Issued	Lattice
			For Programmable I/O Circuits		Semiconductor
					Corporation
10/370,232	6861870	United States	Dynamic Cross point Switch	Issued	Lattice
			With Shadow Memory		Semiconductor
			Architecture		Corporation
10/377,320	6859066	United States	Bank based input/output buffers	Issued	Lattice
			in field programmable gate		Semiconductor
			arrays with multiple reference		Corporation
			voltages		
10/387,814	7305047	United States	Automatic lane assignment for	Issued	Lattice
			Receiver		Semiconductor
					Corporation
10/387,243	7339952	United States	Pointer Processing For Optical	Issued	Lattice
			Communication Systems		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/391,094	6870395	United States	PLDs With Integrated Standard Cell Logic Blocks	Issued	Lattice Semiconductor Corporation
10/392,751	RE39510	United States	FPGA integrated circuit having embedded SRAM memory blocks with registered address and data input sections	Issued	Lattice Semiconductor Corporation
10/397,669	6967500	United States	Electronic Circuit With OnChip Programmable Terminations	Issued	Lattice Semiconductor Corporation
10/400,705	6873187	United States	Method and Apparatus for Controlling Signal Distribution In An Electronic Circuit	Issued	Lattice Semiconductor Corporation
10/406,050	7000212	United States	Hierarchical General Interconnect Architecture For High Density FPGA's	Issued	Lattice Semiconductor Corporation
10/409,543	6986004	United States	FIFO memory with programmable data port widths	Issued	Lattice Semiconductor Corporation
10/417,290	6879184	United States	Programmable logic device architecture based on arrays of LUT-based Boolean terms	Issued	Lattice Semiconductor Corporation
10/425,863	6903575	United States	Scalable device architecture for high-speed interfaces	Issued	Lattice Semiconductor Corporation
10/425,862	6894530	United States	Programmable And Fixed Logic Circuitry For High-Speed Interfaces	Issued	Lattice Semiconductor Corporation
10/428,889	6879182	United States	CPLD with multi-function blocks and distributed memory	Issued	Lattice Semiconductor Corporation
10/428,885	6861871	United States	Cascaded logic block architecture for complex programmable logic devices	Issued	Lattice Semiconductor Corporation
10/428,888	6864713	United States	Multi-Stage Interconnect Architecture For Complex Programmable Logic Devices	Issued	Lattice Semiconductor Corporation
10/428,982	6922078	United States	Enhanced wide and deep logic capability for high density, high performance CPLDs	Issued	Lattice Semiconductor Corporation
10/439,602	6828823	United States	Non-volatilie and reconfigurable PLDs	Issued	Lattice Semiconductor Corporation
10/441,814	7039842	United States	Measuring Propagation Delays of Programmable Logic Devices	Issued	Lattice Semiconductor Corporation
10/447,120	7301996	United States	skew cancellation for source synchronous clock and data signals	Issued	Lattice Semiconductor Corporation
10/447,451	7009433	United States	Digitally Controlled Delay Cells	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/457,630	7304863	United States	Integrated Circuit Including External Electronic Components With Low Insertion Loss	Issued	Lattice Semiconductor Corporation
10/459,091	6879598	United States	Flexible Media Access Control Architecture	Issued	Lattice Semiconductor Corporation
10/460,385	6856171	United States	Synchronization of programmable multiplexers and demultiplexers	Issued	Lattice Semiconductor Corporation
10/463,781	6861868	United States	High Speed Interface For A Programmable Interconnect Circuit	Issued	Lattice Semiconductor Corporation
10/464,083	6882555	United States	Bi-directional buffering for memory data lines	Issued	Lattice Semiconductor Corporation
10/600,042	6822477	United States	Integrated Circuit And Associated Design Method Using Spare Gates	Issued	Lattice Semiconductor Corporation
10/610,253	6977408	United States	High-Performance Non-volatile Memory Device and Fabrication Process	Issued	Lattice Semiconductor Corporation
10/613,460	7132903	United States	Noise-shielding, switch- controlled load circuitry for oscillators and the like	Issued	Lattice Semiconductor Corporation
10/613,462	6952115	United States	Programmable I/O Interfaces For FPGAs And Other PLDs	Issued	Lattice Semiconductor Corporation
10/617,980	6958625	United States	PLD With Hardwired Microsequencer	Issued	Lattice Semiconductor Corporation
10/619,711	6903573	United States	Programmable Logic Device With Enhanced Wide Input Product Term Cascading	Issued	Lattice Semiconductor Corporation
10/620,286	6919736	United States	FPGA having partitionable embedded memory with configurable depth and width	Issued	Lattice Semiconductor Corporation
10/619,645	7098685	United States	Scalable Serializer-Deserializer Architecture and Programmable Interface	Issued	Lattice Semiconductor Corporation
10/620,147	7032203	United States	Algorithm to increase logic input width by cascading product terms	Issued	Lattice Semiconductor Corporation
10/624,965	6940309	United States	Programmable Logic Device With A Memory-Based Finite State Machine	Issued	Lattice Semiconductor Corporation
10/626,089	6737702	United States	Zero Power Memory Cell with Reduced Threshold Voltage	Issued	Lattice Semiconductor Corporation
10/628,656	6970047	United States	Programmable lock detector and corrector	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/628,657	6924659	United States	Programmable Signal	Issued	Lattice
			Termination for FPGAs and the		Semiconductor
			Like		Corporation
10/629,223	7019577	United States	Clock Generator	Issued	Lattice
,					Semiconductor
					Corporation
10/629,512	6903574	United States	Memory Access Via Serial	Issued	Lattice
			Memory Interface		Semiconductor
			Í		Corporation
10/629,221	6885227	United States	Clock Generator With Skew	Issued	Lattice
,			Control		Semiconductor
			·		Corporation
10/640,804	6877667	United States	Integrated Circuit And	Issued	Lattice
10,010,001	00,,00,		Associated Design Method	155000	Semiconductor
			With Antenna Error Control		Corporation
			Using Spare Gates		Corporation
10/640,828	6838904	United States	Enhanced CPLD Macrocell	Issued	Lattice
10/040,020	0030704	omica states	Module Having Selectable	133404	Semiconductor
			Bypass of Steering-Based		Corporation
			Resource Allocation		Corporation
10/641,260	6940779	United States	Programmable broadcasting	Issued	Lattice
10/0-1,200	07-0777	Office States	initialization of embedded	155400	Semiconductor
			memory blocks on FPGA		Corporation
10/642,370	6924664	United States	FPGA	Issued	Lattice
10/042,570	0924004	United States	FFGA	issued	Semiconductor
10/655 696	6842037	United States	Shared Transmission Line	Issued	Corporation Lattice
10/655,686	0842037	United States		issued	
			Communication System and		Semiconductor
10/660.014	7020400	II '- 10	Method	т 1	Corporation
10/660,814	7038490	United States	Delay matched ASIC	Issued	Lattice
			conversion of a PLD		Semiconductor
101667.020	6070000	**			Corporation
10/665,920	6970022	United States	Controlled hysteresis	Issued	Lattice
			comparator with rail-to-rail		Semiconductor
1011-1-0			input		Corporation
10/671,378	6943583	United States	Programmable I/O structure for	Issued	Lattice
			FPGAs and the like having		Semiconductor
1015-1-5-			reduced pad capacitance		Corporation
10/671,363	6943582	United States	Programmable I/O structure for	Issued	Lattice
			FPGAs and the Like Having		Semiconductor
			Shared Circuitry		Corporation
10/671,756	6909663	United States	Multiport Memory With	Issued	Lattice
			Twisted Bitlines		Semiconductor
					Corporation
10/676,536	7269771	United States	Semiconductor Device Adapted	Issued	Lattice
			For Forming Multiple Scan		Semiconductor
			Chains		Corporation
10/687,468	6809674	United States	Analog-to-digital converters	Issued	Lattice
					Semiconductor
					Corporation
10/699,321	7067883	United States	Lateral High-Voltage Junction	Issued	Lattice
			Device		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/701,005	7091763	United States	Clock generation	Issued	Lattice
					Semiconductor
					Corporation
10/704,025	7088134	United States	PLD With Flexible Memory	Issued	Lattice
			Allocation And Routing		Semiconductor
					Corporation
10/726,972	7100058	United States	Programmable Power	Issued	Lattice
			Management System And		Semiconductor
			Method		Corporation
10/728,685	7187157	United States	Power supply remote voltage	Issued	Lattice
			sensing		Semiconductor
					Corporation
10/737,514	6981381	United States	Linear Thermoelectric Device	Issued	Lattice
,			Driver		Semiconductor
					Corporation
10/744,353	7132864	United States	Method for configuring	Issued	Lattice
,			multiple-output phase-locked		Semiconductor
			loop frequency synthesizer		Corporation
10/769,174	7024646	United States	Electrostatic Discharge	Issued	Lattice
,		Office States	Simulation		Semiconductor
					Corporation
10/768,643	7019584	United States	Output Stages For High Current	Issued	Lattice
			Low Noise Bandgap Reference		Semiconductor
			Circuit Implementations		Corporation
10/782,564	6972986	United States	Combination FPGA	Issued	Lattice
		<u> </u>			Semiconductor
					Corporation
10/783,886	7081771	United States	Upgradeable And	Issued	Lattice
10,700,000	, , , , , ,		Reconfigurable Programmable	155404	Semiconductor
			Logic Device		Corporation
10/791,073	7191388	United States	Fast diagonal interleaved parity	Issued	Lattice
10//51,0/2	, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	omica states	(DIP) calculator	155000	Semiconductor
			(2 11) 3 11 11 11 11 11		Corporation
10/794,079	7257727	United States	Timer Systems and Methods	Issued	Lattice
10/// 1,0//	, 23, , 2,	Cinica States	Timer bystems and Wethous	1334C4	Semiconductor
					Corporation
10/794,524	7017063	United States	systems and methods for	Issued	Lattice
10/75 1,52 1	7017000		controlling voltage regulator	155404	Semiconductor
			module power supplies		Corporation
10/794,498	7028201	United States	Powering up a device having	Issued	Lattice
			digital and analog circuitry		Semiconductor
					Corporation
10/797,759	7068556	United States	Sense Amplifier Systems and	Issued	Lattice
		<u> </u>	Methods		Semiconductor
					Corporation
10/809,180	7234030	United States	Table based scheduler for	Issued	Lattice
			FIFOs and the like		Semiconductor
					Corporation
10/809,658	7095247	United States	Configuring FPGAs and the	Issued	Lattice
			like using one or more serial	Issued	Semiconductor
			memory devices		Corporation
10/815,403	7167032	United States	Self-adjusting schmitt trigger	Issued	Lattice
_0,010,100	113,052		and any and any and any any and any	135454	Semiconductor
	I	I	1	I	Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/817,215	7081781	United States	Charge pump for a low-voltage	Issued	Lattice
			wide-tuning range phase-locked		Semiconductor
			loop		Corporation
10/829,865	6998896	United States	Dynamic gain adjustment	Issued	Lattice
			systems and methodfor		Semiconductor
			metastability resistance		Corporation
10/834,528	6998906	United States	Low pass filter systems and	Issued	Lattice
			methods		Semiconductor
					Corporation
10/837,086	7307319	United States	High Voltage Protection Device	Issued	Lattice
			And Process		Semiconductor
					Corporation
10/842,345	7002418	United States	Control Signal Generation	Issued	Lattice
					Semiconductor
					Corporation
10/841,987	7224213	United States	switched-capacitor ripple-	Issued	Lattice
			smoothing filter		Semiconductor
					Corporation
10/843,708	7061269	United States	IO buffer architecture for	Issued	Lattice
			programmable devices		Semiconductor
					Corporation
10/856,100	7196551	United States	Current Mode Logic Buffer	Issued	Lattice
					Semiconductor
					Corporation
10/857,667	7064973	United States	Combination FPGA	Issued	Lattice
					Semiconductor
101007110					Corporation
10/885,419	7116585	United States	Memory Systems And Methods	Issued	Lattice
					Semiconductor
101010 001	-217701				Corporation
10/910,091	7215591	United States	Byte enable logic for memory	Issued	Lattice
					Semiconductor
10/012 042	7.471750	TT 1. 1.C	D. m.	r 1	Corporation
10/912,943	7471752	United States	Data Transmission	Issued	Lattice
			Synchronization		Semiconductor
10/020 5/2	7070207	TT ': 10: .	D C C1 ' '	т 1	Corporation
10/928,563	7078286	United States	Process for fabricating a	Issued	Lattice
			semiconductor device having		Semiconductor
			electrically isolated low voltage		Corporation
10/020 100	7404144	I In the d Change	and high voltage regions	Issued	T a44: a -
10/929,199	7484144	United States	Testing embedded memory in	Issued	Lattice Semiconductor
			an integrated circuit		
10/944,978	7135886	United States	FPGA Using Both Volatile and	Issued	Corporation Lattice
10/7 44 ,7/8	/133000	omied states	NonVolatile Memory Cell	Issued	Semiconductor
			-		
10/974,453	7307912	United States	Properties Variable data width memory	Issued	Corporation Lattice
10/7/4,433	1301914	Omied States	Variable data width memory systems and methods	Issueu	Semiconductor
			systems and memous		
10/973,750	7149129	United States	mamory output data systems	Issued	Corporation Lattice
10/7/3,/30	/147127	Omicu States	memory output data systems and methods with feedback	155000	Semiconductor
			and methods with recuback		Corporation
	<u> </u>				Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/974,107	7164290	United States	FPGA Logic Unit	Issued	Lattice
					Semiconductor
					Corporation
10/974,305	7129749	United States	PLD Having A Configurable	Issued	Lattice
			DRAM With Transparent		Semiconductor
			Refresh		Corporation
10/978,899	7376872	United States	Testing embedded memory in	Issued	Lattice
			integrated circuits such as		Semiconductor
			progammable logic circuits		Corporation
10/996,283	7161862	United States	Low power asynchronous sense	Issued	Lattice
			amp		Semiconductor
			_		Corporation
11/007,954	7230810	United States	Dynamic over-voltage	Issued	Lattice
			protection scheme for		Semiconductor
			integrated circuit devices		Corporation
11/012,550	7215149	United States	Interface circuitry for electrical	Issued	Lattice
			systems		Semiconductor
					Corporation
11/012,548	7215148	United States	Programmable current LVDS	Issued	Lattice
			output buffer		Semiconductor
			_		Corporation
11/015,265	7177221	United States	Method of initializing	Issued	Lattice
			configurable multi-port		Semiconductor
			embedded memory blocks in an		Corporation
			FPGA		
11/016,665	7187203	United States	Cascadable memory	Issued	Lattice
					Semiconductor
					Corporation
11/015,369	7177207	United States	Sense amplifier timing	Issued	Lattice
					Semiconductor
					Corporation
11/036,630	7257750	United States	Self-verification of	Issued	Lattice
			configuration memory in PLDs		Semiconductor
					Corporation
11/036,738	7242053	United States	EEPROM Device with voltage-	Issued	Lattice
			limiting charge pump circuit		Semiconductor
					Corporation
11/040,772	7208975	United States	Serdes with programmable I/O	Issued	Lattice
			architecture		Semiconductor
					Corporation
11/041,319	7183798	United States	Synchronous memory	Issued	Lattice
					Semiconductor
					Corporation
11/044,089	7109754	United States	Synchronization of	Issued	Lattice
			programmable multiplexers and		Semiconductor
111011110	51005 7.5		demultiplexers		Corporation
11/044,149	7109756	United States	Synchronization of	Issued	Lattice
			programmable multiplexers and		Semiconductor
11/044 700	5024500	77 1 10	demultiplexers		Corporation
11/044,508	7034599	United States	Clock Generator With Skew	Issued	Lattice
			Control		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/054,011	7221607	United States	Mult-port memory systems and	Issued	Lattice
			methods for bit line coupling		Semiconductor
					Corporation
11/055,280	6975137	United States	PLDs With Integrated Standard	Issued	Lattice
			Cell Logic Blocks		Semiconductor
					Corporation
11/054,750	7382293	United States	Data Decompression	Issued	Lattice
, i			_		Semiconductor
					Corporation
11/054,855	7589648	United States	Data Decompression	Issued	Lattice
,			1		Semiconductor
					Corporation
11/064,477	7532646	United States	Distributed multiple channel	Issued	Lattice
			alignment scheme		Semiconductor
					Corporation
11/071,356	7245154	United States	Differential Input Receiver with	Issued	Lattice
11,0,1,000	, = .010 .		Programmable Failsafe	155454	Semiconductor
			1 Togrammasie Tamsare		Corporation
11/070,926	7057397	United States	Output Impedance	Issued	Lattice
11/0/0,520	1031371	omica states	Measurement Techniques	133404	Semiconductor
			Wedstrement Teeninques		Corporation
11/083,625	7376204	United States	Detection of Unknown symbol	Issued	Lattice
117003,023	7370204	Office States	rate in a digitally modulated	133404	Semiconductor
			signal		Corporation
11/098,713	7265578	United States	In-System Programming Of a	Issued	Lattice
11/0/0,/13	7205576	7203370 Office States	Non-Compliant Device Using	133404	Semiconductor
			Multiple Interfaces Of A PLD		Corporation
11/100,718	7397274	United States	In-System Programming Of a	Issued	Lattice
11/100,710	1371214	omica states	Non-Compliant Device Using	133404	Semiconductor
			Multiple Interfaces Of A PLD		Corporation
11/108,927	7193436	United States	Fast Processing Path Using	Issued	Lattice
11/100,927	7195750	Office States	FPGA Logic Units	Issued	Semiconductor
			TI GA Logic Omis		Corporation
11/109,301	7630464	United States	Analog-to-digital systems and	Issued	Lattice
11/109,501	7030404	Office States	methods	Issued	Semiconductor
			methods		Corporation
11/109,966	6977521	United States	FPGA	Issued	Lattice
11/109,900	0911321	Officed States	ITOA	188000	Semiconductor
					Corporation
11/121,326	7400171	United States	Electronic Switch Having	Issued	Lattice
11/121,320	7400171	United States	Extended Voltage Range	188000	Semiconductor
			Extended Voltage Range		Corporation
11/134,152	7009423	United States	Programmable I/O Interfaces	Issued	Lattice
11/134,132	7009423	United States	For FPGAs And Other PLDs	188000	Semiconductor
			For FFGAS And Other FLDS		Corporation
11/157 245	7695102	United States	Design For Test feetures for -	Issued	
11/157,345	7685483	Omied States	Design-For-Test features for a	Issued	Lattice Semiconductor
			memory in an FPGA		
11/157 240	7270070	IInia - 1 Co	Deceding sections 1 1 1	Te 1	Corporation
11/157,349	7378879	United States	Decoding systems and methods	Issued	Lattice
					Semiconductor
11/1/2 700	7056612	TT 1: 10	D 11.1	т .	Corporation
11/165,709	7256613	United States	Programmable Interconnect	Issued	Lattice
			Architecture for PLDs		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/165,853	7342838	United States	PLD With A Double Data Rate	Issued	Lattice
			SDRAM Interface		Semiconductor
					Corporation
11/185,242	7519139	United States	Signal monitoring systems and	Issued	Lattice
			methods		Semiconductor
					Corporation
11/187,179	7342846	United States	address decoding systems and	Issued	Lattice
, .			methods		Semiconductor
					Corporation
11/187,114	7253674	United States	Fine output clock phase	Issued	Lattice
/			alignment circuitry		Semiconductor
					Corporation
11/189,067	7505752	United States	Receiver used for differential	Issued	Lattice
11/102,007	1303132	Cinica States	signaling and reference voltage	133404	Semiconductor
			signaling with programmable		Corporation
			common mode		Corporation
11/194,871	7414913	United States	Bitline twisting scheme for a	Issued	Lattice
11/194,071	7717913	Office States	multiport memory	155000	Semiconductor
			multiport memory		Corporation
11/194,356	7262630	United States	Dynamic programmable	Issued	Lattice
11/194,330	7202030	United States	termination for parallel and	Issueu	Semiconductor
			differential schemes		
11/100 207	7500457	II. 't. 1 Ct. t		Issued	Corporation
11/199,287	7599457	United States	clock-and-data-recovery system	issuea	Lattice
		having a multi-phase clock		Semiconductor	
			generator for one or more		Corporation
11/200 002	7207027		channel circuits		
11/200,983	7295035	United States	Programmable Logic Device	Issued	Lattice
			With Enhanced Logic Block		Semiconductor
			Architecture		Corporation
11/200,941	7411419	United States	I/O Systems and Methods	Issued	Lattice
					Semiconductor
					Corporation
11/202,149	7606851	United States	Correlator having user-defined	Issued	Lattice
			processing		Semiconductor
					Corporation
11/201,620	7187586	United States	Flash memory erase	Issued	Lattice
			verification systems and		Semiconductor
			methods		Corporation
11/206,282	RE40311	United States	Zero Power Programmable	Issued	Lattice
			Memory Cell		Semiconductor
					Corporation
11/226,695	7301182	United States	Circuit layout for improved	Issued	Lattice
			performance while preserving		Semiconductor
			or improving density		Corporation
11/230,087	7167405	United States	Data transfer verification	Issued	Lattice
			systems and methods		Semiconductor
					Corporation
11/235,616	7376037	United States	PLD with power-saving	Issued	Lattice
**			architecture		Semiconductor
					Corporation
11/236,967	7405446	United States	Electrostatic Protection	Issued	Lattice
-,,			Systems and Methods		Semiconductor
	1	1			

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/243,255	7088132	United States	Configuring FPGAs and the	Issued	Lattice
			like using one or more serial		Semiconductor
			memory devices		Corporation
11/251,682	7196963	United States	Address isolation for user-	Issued	Lattice
			defined configuration memory		Semiconductor
			in programmable devices		Corporation
11/252,094	7263024	United States	Clock reset address decoder for	Issued	Lattice
			block memory		Semiconductor
					Corporation
11/252,126	7061275	United States	FPGA	Issued	Lattice
					Semiconductor
					Corporation
11/257,137	7685215	United States	Fast-carry arithmetic circuit	Issued	Lattice
			using a multi-input LUT		Semiconductor
					Corporation
11/257,641	7317343	United States	PULSE-GENERATION	Issued	Lattice
			CIRCUIT HAVING PULSE		Semiconductor
			GENERATORS AND SET-		Corporation
			RESET LATCHES		
11/260,097	7212051	United States	Control signal generation for a	Issued	Lattice
			low jitter switched-capacitor		Semiconductor
			frequency synthesizer		Corporation
11/281,651	7495495	United States	Digital I/O Timing Control	Issued	Lattice
					Semiconductor
					Corporation
11/287,720	7327159	United States	Interface Block Architectures	Issued	Lattice
					Semiconductor
					Corporation
11/290,205	7242634	United States	Pseudo-dynamic word-line	Issued	Lattice
			driver		Semiconductor
					Corporation
11/293,941	7538574	United States	Transparent Field	Issued	Lattice
			Reconfiguration for PLDs		Semiconductor
					Corporation
11/302,097	7620839	United States	Jitter Tolerant Delay-Locked	Issued	Lattice
			Loop Circuit		Semiconductor
					Corporation
11/300,886	7495467	United States	Temperature independent,	Issued	Lattice
			linear on-chip termination		Semiconductor
			resistance		Corporation
11/332,986	7382169	United States	Systems and Methods for	Issued	Lattice
			Reducing Static Phase Error		Semiconductor
					Corporation
11/335,890	7439783	United States	Phase-Locked Loop Systems	Issued	Lattice
			And Methods		Semiconductor
					Corporation
11/345,713	7547995	United States	dynamic over voltage	Issued	Lattice
			protection scheme for interface		Semiconductor
			circuitry		Corporation
11/346,817	7554357	United States	Efficient Configuration of	Issued	Lattice
			Daisy-Chained Programmable		Semiconductor
			Logic Devices		Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/350,436	7375549	United States	Reconfiguration of PLDs	Issued	Lattice
			_		Semiconductor
					Corporation
11/356,805	7277348	United States	Memory Cell Comprising And	Issued	Lattice
·			OTP NV Memory Unit And		Semiconductor
			SRAM Unit		Corporation
11/360,337	7355441	United States	PLD with distributed memory	Issued	Lattice
·			and non-volatile memory		Semiconductor
					Corporation
11/361,584	7596744	United States	Auto recovery from volatile	Issued	Lattice
·			soft error upsets (SEUs)		Semiconductor
			, , , ,		Corporation
11/362,289	7759926	United States	dynamic phase offset	Issued	Lattice
,			measurement		Semiconductor
					Corporation
11/361,643	7446573	United States	Comparator Systems And	Issued	Lattice
,			Methods		Semiconductor
					Corporation
11/398,437	7459931	United States	PLDs with transparent field	Issued	Lattice
			reconfiguration		Semiconductor
					Corporation
11/397,985	7554358	United States	PLDs with user non-volatile	Issued	Lattice
,			memory		Semiconductor
					Corporation
11/416,881	7623378	United States	Selective programming of non-	Issued	Lattice
,			volatile memory facilitated by		Semiconductor
			security fuses		Corporation
11/435,956	7102934	United States	Sense Amplifier Systems and	Issued	Lattice
,			Methods		Semiconductor
					Corporation
11/442,186	7411417	United States	Selective loading of	Issued	Lattice
ŕ			configuration data into		Semiconductor
			configuration memory cells		Corporation
11/446,548	7378873	United States	PLD providing a serial	Issued	Lattice
·			peripheral interface		Semiconductor
					Corporation
11/445,620	7378872	United States	PLD architecture with multiple	Issued	Lattice
			slice types		Semiconductor
					Corporation
11/446,542	7385417	United States	Dual slice architectures for	Issued	Lattice
			PLDs		Semiconductor
					Corporation
11/446,351	7397276	United States	Logic block control	Issued	Lattice
			architectures for PLDs		Semiconductor
					Corporation
11/446,308	7546498	United States	PLDs with custom	Issued	Lattice
			identification systems and		Semiconductor
			methods		Corporation
11/446,309	7495970	United States	Flexible memory architectures	Issued	Lattice
			for PLDs		Semiconductor
					Corporation
11/447,591	7631223	United States	PLD methods and systems for	Issued	Lattice
			providing multi-boot		Semiconductor
			configuration data support		Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/452,714	7463060	United States	PLD and method of testing	Issued	Lattice
					Semiconductor
					Corporation
11/455,315	7215139	United States	Upgradeable And	Issued	Lattice
			Reconfigurable Programmable		Semiconductor
			Logic Device		Corporation
11/425,273	7702100	United States	Key generation for advanced	Issued	Lattice
117 123,273	,,02100		encryption standard (AES)	188404	Semiconductor
			decryption and the like		Corporation
11/425,881	7657773	United States	Clock distribution chip for	Issued	Lattice
117-25,001	7037773	Office States	generating both zero-delay and	Issued	Semiconductor
			non-zero-delay clock signals		Corporation
11/477,759	7348914	United States	Methods and systems to align	Issued	Lattice
11/4//,/39	7340914	Office States	output signals of an analog-to-	188000	Semiconductor
			digital converter		
11/407 647	7626250	II'ta d Ctataa		Tonnad	Corporation
11/487,647	7636259	United States	Flash memory array with	Issued	Lattice
			independently erasable sectors		Semiconductor
11/405.551	7512015	TT 1. 1.0.			Corporation
11/487,751	7512015	United States	Negative voltage blocking for	Issued	Lattice
			embedded memories		Semiconductor
11/102 505	- 466400				Corporation
11/492,687	7466190	United States	Charge pump with four-well	Issued	Lattice
			transistors		Semiconductor
					Corporation
11/494,862	7521969	United States	Switch sequencing circuit	Issued	Lattice
			systems and methods		Semiconductor
					Corporation
11/461,222	7411432	United States	Integrated circuits and	Issued	Lattice
			complementary CMOS circuits		Semiconductor
			for frequency dividers		Corporation
11/498,645	7675313	United States	Methods and systems for	Issued	Lattice
			storing a security key using		Semiconductor
			programmable fuses		Corporation
11/498,646	7605606	United States	Area efficient routing	Issued	Lattice
			architectures for PLDs		Semiconductor
					Corporation
11/530,620	7456672	United States	Clock systems and methods	Issued	Lattice
					Semiconductor
					Corporation
11/533,188	7511641	United States	Efficient bitstream compression	Issued	Lattice
			-		Semiconductor
					Corporation
11/551,459	7831754	United States	Multiple Communication	Issued	Lattice
			Channel Configuration Systems		Semiconductor
			And Methods		Corporation
11/556,528	7663401	United States	Multiplexer initialization	Issued	Lattice
1			systems and methods		Semiconductor
					Corporation
11/593,274	7535258	United States	Programmable Voltage LVDS	Issued	Lattice
			Output Buffer	135454	Semiconductor
1			Carpar Buttor		Corporation
11/557,808	7725803	United States	PLD programming verification	Issued	Lattice
11/33/,000	1123003	omed states	systems and methods	133000	Semiconductor
			systems and methods		Corporation
			l		Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner				
11/638,156	7429875	United States	Low Static Current Drain Logic	Issued	Lattice				
			Circuit		Semiconductor				
					Corporation				
11/643,288	7443192	United States	Output buffer with digital slew	Issued	Lattice				
			control		Semiconductor				
					Corporation				
11/624,021	7623391	United States	Data transfer verification	Issued	Lattice				
,			systems and methods		Semiconductor				
			_		Corporation				
11/671,948	7576563	United States	Flexible High Fan-out Signal	Issued	Lattice				
			Routing Systems and Methods		Semiconductor				
					Corporation				
11/675,246	7313025	United States	Flash memory erase	Issued	Lattice				
			verification systems and		Semiconductor				
			methods		Corporation				
11/676,071	7430706	United States	Fast diagonal interleaved parity	Issued	Lattice				
			(DIP) calculator		Semiconductor				
			l , , ,		Corporation				
11/680,526	7598765	United States	Redundancy for Configuration	Issued	Lattice				
		RAM		Semiconductor					
					Corporation				
11/691,003	7536615	United States	Logic analyzer systems and	Issued	Lattice				
			methods for PLDs		Semiconductor				
					Corporation				
11/691,040	7743296	7743296	7743296	0 7743296	1,040 7743296 U	7743296 United States	Logic analyzer systems and	Issued	Lattice
		+	methods for PLDs		Semiconductor				
					Corporation				
11/737,702	7509598	United States	Clock Boosting Systems and	Issued	Lattice				
			Methods		Semiconductor				
					Corporation				
11/750,790	7401280	401280 United States	Self-verification of	Issued	Lattice				
		401200 Office States	configuration memory in PLDs		Semiconductor				
					Corporation				
11/750,616	7632011	United States	Integrated Circuit Temperature	Issued	Lattice				
		7032011 Officer States	Sensors Systems and Methods		Semiconductor				
					Corporation				
11/760,411	8065574	United States	Real Soft Error Detect Scheme	Issued	Lattice				
			for Testing		Semiconductor				
					Corporation				
11/761,221	7570078	United States	PLD Providing A Serial	Issued	Lattice				
			Peripheral Interfaces		Semiconductor				
			1		Corporation				
11/778,457	7573770	United States	Distributed front-end FIFO for	Issued	Lattice				
			source-synchronized interfaces		Semiconductor				
			with non-continuous clocks		Corporation				
11/779,246	7446679	United States	FPGA data compression using	Issued	Lattice				
			combined RLE BE, LZ, Row		Semiconductor				
			LZ and BE ROW encoding		Corporation				
11/863,016	7681160	United States	Weight based look up table	Issued	Lattice				
11,000,010	, 551100		collapsing for programmable	155404	Semiconductor				
			logic devices		Corporation				
11/865,556	7539076	United States	Variable data width memory	Issued	Lattice				
11,005,550	,55,070		systems and methods	155404	Semiconductor				
			by sterils and medicals		Corporation				
	I	I	1	I	Corporation				

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/869,019	7616029	United States	Hysteresis-based processing for	Issued	Lattice
			applications such as signal bias monitors		Semiconductor Corporation
11/872,950	7586344	United States	Dynamic delay or advance	Issued	Lattice
			adjustment of oscillating signal		Semiconductor
			phase		Corporation
11/875,748	7757198	United States	Scan chain systems and	Issued	Lattice
			methods for PLDs		Semiconductor
					Corporation
11/877,434	7411414	United States	Single-Ended Output Driver	Issued	Lattice
			Buffer		Semiconductor
					Corporation
11/924,088	8132040	United States	Channel-to-channel deskew	Issued	Lattice
			systems and methods		Semiconductor
					Corporation
11/934,711	7573291	United States	Programmable Logic Device	Issued	Lattice
			With Enhanced Logic Block		Semiconductor
11/025 220	7700 (20	77 1 10	Architecture		Corporation
11/937,328	7788620	United States	An IO placement systems and	Issued	Lattice
			methods to reduce SSO noise		Semiconductor
11/027 200	7895555	IIit. d Ctt.	Simultan and Smitabine Output	T J	Corporation
11/937,300	/895555	United States	Simultaneous Switching Output Noise Estimation and	Issued	Lattice Semiconductor
			Reduction Systems and		
			Methods		Corporation
11/939,787	7863931	United States	Flexible Delay Cell	Issued	Lattice
11/252,767	7003331	omica states	Architecture	133404	Semiconductor
			7 Hemiselare		Corporation
11/941,031	7902865	United States	Compression and	Issued	Lattice
,			decompression of configuration		Semiconductor
			data using repeated data frames		Corporation
11/941,006	7535253	United States	Method of Retaining Register	Issued	Lattice
			Data during Field Update of		Semiconductor
			PLD		Corporation
11/947,662	7788623	United States	Composite wire indexing for	Issued	Lattice
			PLDs		Semiconductor
11/010100					Corporation
11/949,130	7586325	United States	IC having independent voltage	Issued	Lattice
			and process/temperature control		Semiconductor
12/001 600	7720625	Huita d Ctatas	Serial interface for PLDs	Tours	Corporation
12/001,600	7728625	United States	Serial interface for PLDs	Issued	Lattice Semiconductor
11/957,598	7605609	United States	A programmable level shifter	Issued	Corporation Lattice
11/5/,550	7003003	Office States	optimized for high performance	155000	Semiconductor
			and low power.		Corporation
11/959,329	7630259	United States	PLD with built in self test	Issued	Lattice
				200000	Semiconductor
					Corporation
11/970,212	7646643	United States	Process charging monitor for	Issued	Lattice
,			nonvolatile memory		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner										
12/019,526	7787326	United States	PLD With Mult-Rate SDRAM	Issued	Lattice										
			Interface		Semiconductor										
					Corporation										
12/021,202	8069329	United States	Dynamic Multiple Pattern	Issued	Lattice										
			Configuration Scheme For		Semiconductor										
			Volatile FPGAs		Corporation										
12/044,842	7652500	United States	Reconfiguration of PLDs	Issued	Lattice										
<i>'</i>					Semiconductor										
					Corporation										
12/055,170	7890913	United States	Wire Mapping For PLDs	Issued	Lattice										
,			11 0		Semiconductor										
					Corporation										
12/060,776	7459935	United States	PLD With Distributed Memory	Issued	Lattice										
12,000,,,0	, 103355		125 Will Bisars and Memory	100000	Semiconductor										
					Corporation										
12/061,885	7831856	United States	Detection of Timing Errors in	Issued	Lattice										
12,001,003	7031030	omica states	Programmable Logic Devices	Issued	Semiconductor										
			Trogrammable Bogie Bevices		Corporation										
12/099,933	7661878	United States	On-Chip Temperature Sensor	Issued	Lattice										
12/099,933	7001878	Office States	For An Integrated Circuit	188464	Semiconductor										
			101 All Integrated Circuit		Corporation										
12/100,859	7558143	United States	Programmable Logic Device	Issued	Lattice										
12/100,039	7336143	Office States	With Power-Saving	188000	Semiconductor										
			Architecture		Corporation										
12/105,146	7557606	United States	Synchronization Of Data	Issued	Lattice										
12/103,140	/33/606	United States	Signals And Clock Signals For	issued	Semiconductor										
			Programmable Logic Devices		Corporation										
12/105,959	7696784	United States	PLD With Multiple Slice Types	Issued	Lattice										
12/103,939	7090784	7090784	7090784	/696/84	/696/84	/696/84	/696/84	7090784	7090764	/090/84	7090784	7090784 United States	FLD with Multiple Slice Types	issueu	Semiconductor
12/107 992	7560052	United States	Dayyan Managamant Systems	Issued	Corporation Lattice										
12/107,883	7560953	United States	Power Management Systems And Methods for PLDs	issued											
			And Methods for PLDs		Semiconductor										
12/122 490	7007440	United States	Farmatian Of High Walters	T J	Corporation Lattice										
12/122,489	7897448	United States	Formation Of High Voltage	Issued											
			Transistor With High		Semiconductor										
10/14/ 040	0462022	TT '- 1 C	Breakdown Voltage	т 1	Corporation										
12/146,042	8463832	United States	Digital Signal Processing Block	Issued	Lattice										
			Architecture For PLD		Semiconductor										
12/1/4/2/5	7502024	TT '- 1 C	I ' DI 1 C + 1	т 1	Corporation										
12/164,265	7592834	United States	Logic Block Control	Issued	Lattice										
			Architectures For PLDs		Semiconductor										
12/102 040	0261160	TT '- 10	6 111	т 1	Corporation										
12/182,940	8261160	United States	Serial data recovery out of 8	Issued	Lattice										
			samples with FPGAs		Semiconductor										
10/10/ 027	7570065	II-la 1 Cr. r	Colordon I. P. Of	Τ1	Corporation										
12/186,027	7579865	United States	Selective Loading Of	Issued	Lattice										
			Configuration Data Into		Semiconductor										
10/100 100	7/05/02	TT 1/2 1 C	Configuration Memory Cells	т ,	Corporation										
12/188,120	7605602	United States	Low-Power Output Driver	Issued	Lattice										
			Buffer Circuit		Semiconductor										
10/000 070	7011573	** 1 1 ~	11 21 12		Corporation										
12/238,959	7911229	United States	Programmable Signal Routing	Issued	Lattice										
			Systems		Semiconductor										
					Corporation										

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner										
12/273,868	7663419	United States	Clock Systems And Methods	Issued	Lattice										
					Semiconductor										
					Corporation										
12/277,217	8112731	United States	Congestion-driven placement	Issued	Lattice										
			based on region interconnection		Semiconductor										
			for FPGA		Corporation										
12/323,974	7992120	United States	congestion estimation based on	Issued	Lattice										
			pass probability net estimation		Semiconductor										
			process		Corporation										
12/327,128	7656193	United States	Programmable Logic Device	Issued	Lattice										
			And Method Of Testing		Semiconductor										
					Corporation										
12/337,502	8856718	United States	Precise Congestion Estimation	Issued	Lattice										
			for FPGA Router		Semiconductor										
					Corporation										
12/341,929	8181139	United States	Multi-Priority Placement	Issued	Lattice										
					Semiconductor										
					Corporation										
12/370,039	7714608	United States	Temperature-Independent,	Issued	Lattice										
			Linear On-Chip Termination		Semiconductor										
			Resistance		Corporation										
12/389,149	7957208 Unit	7208 United States	Flexible memory architectures for PLDs	Issued	Lattice										
					Semiconductor										
					Corporation										
12/402,751	7844243	7844243	7844243	7844243	7844243	7844243	7844243	7844243	7844243	7844243	7844243	United States	Receiver used for differential	Issued	Lattice
			signaling and reference voltage		Semiconductor										
			signaling with programmable		Corporation										
12406 772	0060424	77 1 10	common mode												
12/406,772	8069431	United States	An alternative method for pin	Issued	Lattice										
			swapping in FPGA routing		Semiconductor										
10/400 047	0006006	TT 1: 1 C: :	CL LD C L L	T 1	Corporation										
12/408,047	8086986	United States	Clock Boosting Systems And	Issued	Lattice										
			Methods		Semiconductor										
12/400 757	7675321	United States	Dead Cline Analite to the Con-	Issued	Corporation Lattice										
12/409,757	7073321	Omied States	Dual-Slice Architectures For PLDs	Issued	Semiconductor										
			PLDS		Corporation										
12/413,787	7808405	United States	Efficient Bitstream	Issued	Lattice										
12/415,767	7606403	Officed States	Compression	188000	Semiconductor										
			Compression		Corporation										
12/430,848	7741865	United States	Soft Error Upset Hardened	Issued	Lattice										
12/750,070	7771005	Office States	Integrated Circuit Systems And	133000	Semiconductor										
			Methods		Corporation										
12/464,822	7876125	United States	Method of Retaining Register	Issued	Lattice										
12, 101,022	, 0, 0123	Since States	Data during Field Update of	155404	Semiconductor										
			PLD		Corporation										
12/465,444	7868654	United States	Economical way to improve	Issued	Lattice										
			volatile FPGA boot up data		Semiconductor										
			throughput by utilizing one or		Corporation										
			more SPI boot PROMs w/o		1										
			sacrificing additional FPGA												
			pins												

12/467,800 7					Record Owner
	7737723	United States	Transparent Field	Issued	Lattice
			Reconfiguration for PLDs		Semiconductor
					Corporation
12/476,155 8	3044682	United States	FPGA Having Low Power, Fast	Issued	Lattice
			Carry Chain		Semiconductor
			_		Corporation
12/480,565 7	7702977	United States	PLDs with custom	Issued	Lattice
			identification systems and		Semiconductor
			methods		Corporation
12/494,822 8	3165164	United States	Circuit For In-System	Issued	Lattice
			Reconfigurable Mapping Of IQ		Semiconductor
			Data Into A CPRI Basic Frame		Corporation
12/502,141 7	7724029	United States	Power Management For	Issued	Lattice
·			Integrated Circuits Such As		Semiconductor
			Programmable Logic Devices		Corporation
12/511,388 7	7768300	United States	PLD Providing A Serial	Issued	Lattice
ŕ			Peripheral Interfaces		Semiconductor
			1		Corporation
12/512,944 8	3255733	United States	Method of selecting precise	Issued	Lattice
			delay or skew shifts		Semiconductor
					Corporation
12/512,961 7	7969248	United States	VCO digital center frequency	Issued	Lattice
			coarse tune algorithm		Semiconductor
					Corporation
12/538,810 7	7808855	United States	Distributed front-end FIFO for	Issued	Lattice
			source-synchronized interfaces		Semiconductor
			with non-continuous clocks		Corporation
12/561,140 8	3010871	United States	Auto recovery from volatile	Issued	Lattice
			soft error upsets (SEUs)		Semiconductor
					Corporation
12/564,781 7	7746107	United States	Redundancy for Configuration	Issued	Lattice
12.001,7.01	, , , , , ,		RAM	100000	Semiconductor
					Corporation
12/578,470 8	3122277	United States	Clock distribution chip	Issued	Lattice
12/3/0,1/0	,1222,,	Cintod States	Clock distribution emp	Issued	Semiconductor
					Corporation
12/578,492 8	3112656	United States	Clock distribution chip	Issued	Lattice
12/3/0,192	7112050	Omited States		100000	Semiconductor
					Corporation
12/607,868 7	7989911	United States	STI with trench liner of	Issued	Lattice
12/00/,000	, , , , , , , , , , , , , , , , , , , ,	emica states	increased thickness	188404	Semiconductor
			mercuscu unekness		Corporation
12/607,333 7	7985656	United States	STI with trench liner of	Issued	Lattice
12/00/,555	702020	Omica States	increased thickness	155404	Semiconductor
			mereuseu unemiess		Corporation
12/611,262 8	3059470	United States	Flash memory array with	Issued	Lattice
12,011,202		January States	independently erasable sectors	135404	Semiconductor
			maspendentij stabaote sectors		Corporation
12/626,289 7	7944765	United States	PLD with built in self test	Issued	Lattice
12/020,207	711703	omica states	TEE with built in sen test	135444	Semiconductor
					Corporation
	20.50=0.1	Haite I Ctatas	PLD And Methods For	Issued	Lattice
12/630 163 8	3060784 I	Linited States			
12/630,163 8	3060784	United States	Providing Multi-Boot	Issued	Semiconductor

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
12/637,884	8200179	United States	Combined Variable Gain	Issued	Lattice
			Amplifier And Linear Equalizer		Semiconductor
			With Independent Gain And		Corporation
			Frequency Control		1
12/698,283	8040152	United States	IO Ring Configuration Scheme	Issued	Lattice
,			with sharing of BC7 register		Semiconductor
					Corporation
12/706,227	7924054	United States	Latency measurement circuit	Issued	Lattice
,			for wireless communications		Semiconductor
			applications		Corporation
12/709,685	7834652	United States	Methods and systems for	Issued	Lattice
,			storing a security key using		Semiconductor
			programmable fuses		Corporation
12/729,952	8040159	United States	High Speed Comparator with	Issued	Lattice
			Data Dependent Jitter		Semiconductor
			Mitigation		Corporation
12/752,455	8384427	United States	Serial Peripheral Interface	Issued	Lattice
127,02,100	0501127		Daisy Chaining using a Flow-	155404	Semiconductor
			Through Option		Corporation
12/757,087	8664774	United States	A Method for Arranging IC	Issued	Lattice
12//5/,00/	0001771	Cintod States	Bondwires for the Reduction of	155404	Semiconductor
			Crosstalk		Corporation
12/786,359	8108754	United States	PLD programming verification	Issued	Lattice
12//00,557	0100751	omica states	systems and methods	Issued	Semiconductor
			systems and methods		Corporation
12/813,540	8164499	United States	Shared-Array Multiple-Output	Issued	Lattice
12/013,3/0	0101199	e inted states	Digital to Analog Converter	155400	Semiconductor
			Digital to Timalog Converter		Corporation
12/813,573	8441292	United States	Method of delaying data from	Issued	Lattice
12/015,5/5	0111252		clock in 1UI steps	155404	Semiconductor
			Clock in 101 steps		Corporation
12/818,544	7868646	United States	Soft Error Upset Hardened	Issued	Lattice
12,010,011	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Integrated Circuit Systems And	1554154	Semiconductor
			Methods		Corporation
12/871,764	8286116	United States	Composite Wire Indexing For	Issued	Lattice
12,071,70	0200110		PLDs	155000	Semiconductor
					Corporation
12/977,011	8522126	United States	Method Of Blocking PLC	Issued	Lattice
,,			Distributed SRAM Readback In		Semiconductor
			User Mode		Corporation
12/976,412	8351287	United States	Bitline Floating Circuit For	Issued	Lattice
,			Power Reduction On SRAM		Semiconductor
			Array		Corporation
12/976,520	8477549	United States	Strobed And Latched Readback	Issued	Lattice
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Of SRAM Bits In A FPGA		Semiconductor
					Corporation
12/987,393	8274412	United States	Low Power SerDes With Built-	Issued	Lattice
. /			In Word Alignment For Odd		Semiconductor
			_		Corporation
13/006.622	8384428	United States		Issued	
,					
13/006,622	8384428	United States	And Even Gearing Ratios Programmable IO Pad - embedded function block	Issued	Corporation Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/007,804	8248136	United States	Low Power And Glitch-less	Issued	Lattice
			Delay Element For High Speed		Semiconductor
			Receiver Interface		Corporation
13/007,688	8324934	United States	Programmable Ratio Input	Issued	Lattice
			Buffer		Semiconductor
					Corporation
13/026,555	8104009	United States	Wire Mapping For	Issued	Lattice
			Programmable Logic Devices		Semiconductor
					Corporation
13/034,174	8058898	United States	Compression and	Issued	Lattice
			Decompression Of		Semiconductor
			Configuration Data Using		Corporation
			Repeated Data Frames		
13/038,259	8368424	United States	Wakeup from sleep mode using	Issued	Lattice
			slave I2C port or slave SPI port		Semiconductor
			with powered down core logic		Corporation
13/038,270	8816718	United States	Slow Respond Mode Protocol	Issued	Lattice
			For Synchronous Read		Semiconductor
					Corporation
13/037,703	8654600	United States	Current Sense Amplifier With	Issued	Lattice
			Low Voltage Operation		Semiconductor
					Corporation
13/052,142	8553463	United States	Positive-To-Negative Voltage	Issued	Lattice
			Discharge Circuit		Semiconductor
					Corporation
13/076,300	8319521	United States	Safe programming of key	Issued	Lattice
			information into NV memory		Semiconductor
					Corporation
13/079,578	8314634	United States	Power Saving Standby Mode	Issued	Lattice
			With Glitch-Less Output		Semiconductor
			Controls		Corporation
13/079,595	8531222	United States	PLL Switchable Feedback	Issued	Lattice
			Loops Among Internal And		Semiconductor
			External Feedback Paths		Corporation
13/083,889	8138790	United States	Latency measurement circuit	Issued	Lattice
			for wireless communications		Semiconductor
			applications		Corporation
13/154,885	8441284	United States	Flexible Way To Incrementally	Issued	Lattice
			Update Multi-Bit Data		Semiconductor
			Registers		Corporation
13/155,547	8547075	United States	Filter And Stability Capacitor	Issued	Lattice
			Reuse For On-Chip Dual		Semiconductor
			Output Voltage Regulators		Corporation
13/164,108	8555217	United States	Cross-Probing Technology	Issued	Lattice
			Between Software Plug-In		Semiconductor
			Modules		Corporation
13/178,599	8539409	United States	Multiple silicon products from	Issued	Lattice
			a common base set of masks		Semiconductor
					Corporation
13/178,536	8495264	United States	Packet And Control Symbol	Issued	Lattice
			Alignment Circuit For SRIO		Semiconductor
					Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/193,984	8314632	United States	Placing ICs Into Ultra-Low	Issued	Lattice
			Voltage Mode For Standby		Semiconductor
			Purposes		Corporation
13/212,121	8451679	United States	Bit-Line Clamping Circuit To	Issued	Lattice
			Improve Write Performance Of		Semiconductor
			Dual-Port SRAM		Corporation
13/275,102	8169237	United States	High Speed Comparator with	Issued	Lattice
			Data Dependent Jitter		Semiconductor
			Mitigation		Corporation
13/299,507	8370691	United States	Testing of Soft Error Detection	Issued	Lattice
			Logic For PLDs		Semiconductor
					Corporation
13/452,060	8823561	United States	In-System Reconfigurable	Issued	Lattice
			Circuit For Mapping Data		Semiconductor
			Words Of Different Lengths		Corporation
13/585,142	8461894	United States	Low Power And Glitch-less	Issued	Lattice
			Delay Element For High Speed		Semiconductor
			Receiver Interface		Corporation
13/616,173	8912933	United States	Low Power SerDes With Built-	Issued	Lattice
			In Word Alignment For Odd		Semiconductor
			And Even Gearing Ratios		Corporation
13/653,827	8710898	United States	Bandgap Reference Circuit	Issued	Lattice
			Design With Triple-Trim		Semiconductor
			Methodology For Mass		Corporation
			Production		
13/680,947	8643398	United States	Placing ICs Into Low Voltage	Issued	Lattice
			Mode For Standby Purposes		Semiconductor
					Corporation
13/685,385	8643168	United States	Input Capacitance	Issued	Lattice
			Compensation In Package		Semiconductor
					Corporation
13/721,867	8686773	United States	In-System Margin	Issued	Lattice
			Measurement Circuit		Semiconductor
					Corporation
13/738,265	8797064	United States	Low power, optimized H-	Issued	Lattice
			bridge and CML driver		Semiconductor
					Corporation
13/764,221	RE45200	United States	Programmable Signal Routing	Issued	Lattice
			Systems Having Low Static		Semiconductor
			Leakage		Corporation
13/857,919	8786482	United States	Analog-To-Digital-Converter	Issued	Lattice
					Semiconductor
					Corporation
13/892,948	8648636	United States	Method of Delaying Data from	Issued	Lattice
			Clock in 1UI steps		Semiconductor
					Corporation
14/040,955	8829944	United States	Dynamic Power Supply	Issued	Lattice
			Switching For Clock Signals		Semiconductor
					Corporation
13/155,261		United States	JTAG Based Parallel	Pending	Lattice
			Measuring And Trimming for		Semiconductor
			Time Based Parameters		Corporation

App. No.	Patent No. Jurisdic	tion	Title	Status	Record Owner
13/412,408	United S	tates	Double Rate Throughput	Pending	Lattice
			Processing Booster For DSP	_	Semiconductor
			Slices		Corporation
13/466,463	United S	tates	Early Match FIFO	Pending	Lattice
,			•		Semiconductor
					Corporation
13/681,782	United S	tates	Multi-channel transmitter	Pending	Lattice
10,001,,02			synchronization circuitry	Tonomag	Semiconductor
			synemement enterral		Corporation
13/777,243	United S	tates	RAM Data Path Sense Leakage	Pending	Lattice
15////,215	l l l l l l l l l l l l l l l l l l l	tates	Abatement Circuit	rending	Semiconductor
			Modernent Circuit		Corporation
13/858,422	United S	totos	Method To Enable And Disable	Pending	Lattice
13/030,422	United 5	iales		rending	Semiconductor
			Scan Test Mode Reliably		
			Through JTAG Port With		Corporation
12/0/0 720	77 '- 10		Maximum Scan Coverage	D 11	T*
13/868,738	United S	tates	Loss of signal detection in	Pending	Lattice
			high-speed serial link		Semiconductor
					Corporation
13/901,853	United S	states	Dual-Port SRAM With Bit Line	Pending	Lattice
			Clamping		Semiconductor
					Corporation
13/904,861	United S	states	Bring up sequence for	Pending	Lattice
			configurable PCIe IP in an		Semiconductor
			FPGA		Corporation
13/947,553	United S	tates	Method For Hot Swapping Or	Pending	Lattice
			Hot Plugging With Stable		Semiconductor
			Supply-Side Reference Over		Corporation
			Wide Voltage Range		. 1
14/021,513	United S	tates	Phase Locked Loop Circuit	Pending	Lattice
,,			With Selectable Feedback Paths	8	Semiconductor
					Corporation
14/043,920	United S	tates	Robust Serialized State-	Pending	Lattice
1 1/0 15,520		rtates	machine Interface Architecture	rename	Semiconductor
			Optimized for Implementation		Corporation
			in Programmable Devices		Corporation
14/053,026	United S	totos	ASB SW modeling	Pending	Lattice
14/033,020	Office 5	iales		1 chaing	Semiconductor
			methodology		Corporation
14/070,975	United S	totos	Mathad to anable system board	Pending	Lattice
14/070,973	United S	iales	Method to enable system board	Pending	
			pin escape for tight ball pitch		Semiconductor
14/005 210	TT ': 10		packages	D 11	Corporation
14/095,310	United S	tates	A Novel ESD Implementation	Pending	Lattice
			for 40nm FPGA		Semiconductor
					Corporation
14/136,482	United S	tates	Automatic Quadrant Clock	Pending	Lattice
			Assignment For Programmable		Semiconductor
			Logic Devices		Corporation
14/137,443	United S	tates	Using Critical Groups in FPGA	Pending	Lattice
			Routing		Semiconductor
					Corporation
14/147,796	United S	tates	A Hot Socket Implementation	Pending	Lattice
	i l "			ı	
			for General Purpose IO for		Semiconductor

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/172,678		United States	All Mosfet Circuit for	Pending	Lattice
			Generating Accurate Collector		Semiconductor
14/179,651		United States	Currents LOW-VOLTAGE CURRENT	Pending	Corporation Lattice
14/1/9,031		Officed States	SENSE AMPLIFIER	rending	Semiconductor
			SEIVSE AWII EII IEK		Corporation
14/194,484		United States	Logic Element Placement with	Pending	Lattice
1 1/10 1,10 1		Cinica States	Repacking Optimization	rending	Semiconductor
			F		Corporation
14/220,377		United States	DPHY using FPGA differential	Pending	Lattice
			& single ended I/Os		Semiconductor
			-		Corporation
14/223,096		United States	DPHY using FPGA differential	Pending	Lattice
			& single ended I/Os		Semiconductor
					Corporation
14/245,920		United States	Deterministic Dynamic	Pending	Lattice
			Element Matching for		Semiconductor
			Generating Precise Current		Corporation
14/271 221		United States	Ratios Inline Defect To Sort Test	Dan din a	T -44:
14/271,331		United States	Correlation In Semiconductor	Pending	Lattice Semiconductor
			Manufacturing		Corporation
14/271,955		United States	Performance-focused Adaptive	Pending	Lattice
14/2/1,933		Omica States	Automatic Incremental Flow	rename	Semiconductor
			Tratomatic meremental From		Corporation
14/283,329		United States	Configuration logic controlled	Pending	Lattice
			memory BIST (built-in self-		Semiconductor
			test) for back-to-back		Corporation
			initialization and readback of		_
			embedded block RAMs in		
			FPGAs		
14/308,747		United States	A novel Output Driver drive	Pending	Lattice
			strength and termination		Semiconductor
			resistor continuously		Corporation
			calibrating PVT compensation		
14/313,443		United States	scheme FPGA Hardware debug during	Pending	Lattice
14/313,443		Officed States	post-config power-up and	rending	Semiconductor
			before logic analyzer connect		Corporation
14/313,778		United States	IOLOGIC Delay Cell Stealing	Pending	Lattice
1 11010,110			for Holdtime Correction	1 chang	Semiconductor
					Corporation
14/316,049		United States	Mapping Constant Multipliers	Pending	Lattice
•			To ICE Devices		Semiconductor
					Corporation
14/319,481		United States	Incrementer Absorption into	Pending	Lattice
			Multiplier Logic		Semiconductor
					Corporation
14/320,169		United States	Method to Implement Mixed-	Pending	Lattice
			Width Mode Memory in Fixed-		Semiconductor
			Mode Memory Architecture		Corporation
			with Masking		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/320,074		United States	Two Level Voltage Regulator scheme for SRAM Operation	Pending	Lattice Semiconductor Corporation
14/327,811		United States	Implementing Dual Boot For XO2 and Multiple ASCs	Pending	Lattice Semiconductor Corporation
14/339,164		United States	A unique method to optimize clock to out path	Pending	Lattice Semiconductor Corporation
14/339,229		United States	New method on bus-based clock_to_out timing optimization	Pending	Lattice Semiconductor Corporation
14/482,001		United States	Physically-aware Programmable Multiport Memory BIST with on-the-fly ATE-configurable memory tests	Pending	Lattice Semiconductor Corporation
14/509,564		United States	Dont-care based mux absorption into ice40 carry chain	Pending	Lattice Semiconductor Corporation
14/525,240		United States	Level shifter that eliminates static power dissipation	Pending	Lattice Semiconductor Corporation
14/535,454		United States	Low power and high performance class AB amplifier control common mode in SerDes Transmitter	Pending	Lattice Semiconductor Corporation
14/535,351		United States	ICO metastability prevention during start-up	Pending	Lattice Semiconductor Corporation
14/558,851		United States	Low Power and Flexible TX FFE With Programmable Tap Positions And Coefficients Driver Architecture	Pending	Lattice Semiconductor Corporation
14/576,348		United States	Reconfigurable and Scalable Hardware Management Architecture	Pending	Lattice Semiconductor Corporation
14/576,245		United States	Methodology that allows multiple hardware or hardware- software controllers with different bus interfaces to share a common resource	Pending	Lattice Semiconductor Corporation
14/604,515		United States	Enhancement of FPGA hardware debugger to be used as a design controller/exerciser with user registers	Pending	Lattice Semiconductor Corporation
14/609,181		United States	Algorithm to Optimize Hot Swapping	Pending	Lattice Semiconductor Corporation
14/610,074		United States	Ripple Mode using 3-LUT for Generate	Pending	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner				
14/610,127		United States	Combine OFX with LUT	Pending	Lattice				
			output and SUM into a single		Semiconductor				
			output to reduce number of		Corporation				
			signals to routing block						
14/611,069		United States	High speed complementary	Pending	Lattice				
,			NMOS LUT logic		Semiconductor				
					Corporation				
14/611,095		United States	Shared Logic for Multiple	Pending	Lattice				
1 1/011,055		omica states	Registers with asynchronous	rename	Semiconductor				
			initialization with preload		Corporation				
11/949,454	7,427,874	United States	Interface block architectures	Issued	Lattice				
11/545,454	7,427,674	Officed States	interface block architectures	188000	Semiconductor				
11/676 106	5.225.1 60	T7 1 1 0	GERREG 11	T 1	Corporation				
11/676,196	7,327,160	United States	SERDES with programmable	Issued	Lattice				
			I/O architecture		Semiconductor				
					Corporation				
6,786,564	6,786,564	United States	Inkjet printer, drive method and	Issued	Lattice				
			drive device for same		Semiconductor				
					Corporation				
11/839,107	7,856,050	United States	Receiver and transmitter	Issued	Lattice				
			calibration to compensate for		Semiconductor				
			frequency dependent I/Q		Corporation				
			imbalance		F				
07/679,370	5,255,221	United States	Fully configurable versatile	Issued	Lattice				
011015,510	3,233,221	3,233,221 Cinted States	field programmable function	133404	Semiconductor				
			element		Corporation				
06/551,735	4,642,797	United States	High speed first-in-first-out	Issued	Lattice				
00/331,/33	4,042,797	4,042,797	4,042,797	4,042,797	United States	1	issueu		
			memory		Semiconductor				
00/0/2 522	5 20 4 027	TT 1: 1 C: :	0 1:0 1	T 1	Corporation				
08/042,533	5,394,037	5,394,037	5,394,037	5,394,037	5,394,037	United States	Sense amplifiers and sensing	Issued	Lattice
			methods		Semiconductor				
					Corporation				
08/115,533	5,404,055	United States	Input routing pool	Issued	Lattice				
					Semiconductor				
					Corporation				
08/115,723	5,394,033	United States	Structure and method for	Issued	Lattice				
			implementing hierarchical		Semiconductor				
			routing pools in a		Corporation				
			programmable logic circuit						
08/342,675	5,506,517	United States	Output enable structure and	Issued	Lattice				
00,012,070	0,000,017		method for a programmable	155000	Semiconductor				
			logic device		Corporation				
07/911,841	5,357,156	United States	Active clamp circuit scheme for	Issued	Lattice				
0//711,041	3,337,130	Omicu States	CMOS devices	155000	Semiconductor				
			CIVIOS devices						
00/170 007	£ 007.270	IImia d Oc.	Cinala nalessiti san 1 et 1	Ta 1	Corporation				
08/179,887	5,886,378	United States	Single polysilicon layer flash	Issued	Lattice				
			E.sup.2 PROM cell		Semiconductor				
					Corporation				
07/853,453	5,231,316	United States	Temperature compensated	Issued	Lattice				
			CMOS voltage to current		Semiconductor				
			converter		Corporation				
08/108,363	5,353,246	United States	Programmable semiconductor	Issued	Lattice				
00/100,505									
08/108,303	- , ,		antifuse structure and method		Semiconductor				

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
07/785,442	5,281,906	United States	Tunable voltage reference circuit to provide an output voltage with a predetermined temperature coefficient independent of variation in supply voltage	Issued	Lattice Semiconductor Corporation
07/696,453	5,251,169	United States	Non-volatile erasable and programmable interconnect cell	Issued	Lattice Semiconductor Corporation
07/538,211	5,255,203	United States	Interconnect structure for programmable logic device	Issued	Lattice Semiconductor Corporation
08/106,263	5,412,260	United States	Multiplexed control pins for in- system programming and boundary scan state machines in a high density programmable logic device	Issued	Lattice Semiconductor Corporation
08/033,934	5,418,390	United States	Single polysilicon layer E.sup.2 PROM cell	Issued	Lattice Semiconductor Corporation
07/993,711	5,452,229	United States	Programmable integrated- circuit switch	Issued	Lattice Semiconductor Corporation
07/957,311	5,329,179	United States	Arrangement for parallel programming of in-system programmable IC logical devices	Issued	Lattice Semiconductor Corporation
07/288,945	4,896,296	United States	Programmable logic device configurable input/output cell	Issued	Lattice Semiconductor Corporation
06/882,602	4,887,239	United States	One-time programmable data security system for programmable logic device	Issued	Lattice Semiconductor Corporation
06/871,063	4,766,569	United States	Programmable logic array	Issued	Lattice Semiconductor Corporation
06/862,815	4,879,688	United States	In-system programmable logic device	Issued	Lattice Semiconductor Corporation
06/707,670	4,833,646	United States	Programmable logic device with limited sense currents and noise reduction	Issued	Lattice Semiconductor Corporation
07/236,348	4,852,044	United States	Programmable data security circuit for programmable logic device	Issued	Lattice Semiconductor Corporation
11/400,924	7411424	United States	Programmable logic function generator using non-volatile programmable memory switches	Issued	Lattice Semiconductor Corporation

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/403,146		United States	Surface Mountable Integrated Circuit Packaging Scheme	Pending	SiBEAM, Inc.
12/242,665		United States	High Speed Integrated Circuit Interface	Pending	SiBEAM, Inc.
14/196,978		United States	Calibration of Single-Ended High-Speed Interfaces	Pending	Silicon Image, Inc.
14/474,005		United States	Inter-Device Conflict Resolution on a Multimedia Link	Pending	Silicon Image, Inc.
61/989,417		United States	Control Target Selection	Pending	Silicon Image, Inc.
61/988,812		United States	Lip Sync Delay Compensation	Pending	Silicon Image, Inc.
61/989,415		United States	Streaming Data and Metadata Synchronization	Pending	Silicon Image, Inc.
61/991,126		United States	Stream Creation with Limited Topology Information	Pending	Silicon Image, Inc.
61/989,411		United States	Topology Discovery	Pending	Silicon Image, Inc.
14/463,146		United States	Radio Frequency Interference Reduction In Multimedia Interfaces	Pending	Silicon Image, Inc.
14/578,266		United States	Control Target Selection	Pending	Silicon Image, Inc.
14/578,257		United States	System for Dynamic Audio Visual Capabilities Exchange	Pending	Silicon Image, Inc.
62/089,767		United States	High-Bandwidth Digital Content Protection over Audio Return Channel	Pending	Silicon Image, Inc.
12/573,492	8482462	United States	MULTI-ANTENNA BEAM- FORMING SYSTEM FOR TRANSMITTING CONSTANT ENVELOPE SIGNALS DECOMPOSED FROM A VARIABLE ENVELOPE SIGNAL	Issued	Silicon Image, Inc.
12/678,463	8207892	United States	TECHNIQUE FOR DETERMINING AN ANGLE OF ARRIVAL IN A COMMUNICATION SYSTEM	Issued	Silicon Image, Inc.
12/675,269	8374558	United States	ANTENNA ARRAY WITH FLEXIBLE INTERCONNECT FOR A MOBILE WIRELESS DEVICE	Issued	Silicon Image, Inc.
12/333,134	8213872	United States	TECHNIQUE FOR LOW- POWER OPERATION OF A WIRELESS DEVICE	Issued	Silicon Image, Inc.
12/933,876	8256123	United States	DISPLACEMENT SENSING USING A FLEXIBLE SUBSTRATE	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/196,993		United States	Calibration of Single-Ended High-Speed Interfaces	Pending	Silicon Image, Inc.
13/988,047		United States	INTEGRATED PHASE- SHIFTING-AND- COMBINING CIRCUITRY TO SUPPORT MULTIPLE ANTENNAS	Pending	Silicon Image, Inc.
14/002,353		United States	TRACKING SYSTEM WITH ORTHOGONAL POLARIZATIONS AND A RETRO-DIRECTIVE ARRAY	Pending	Silicon Image, Inc.
13/726,822		United States	HIGH-ACCURACY DETECTION IN COLLABORATIVE TRACKING SYSTEMS	Pending	Silicon Image, Inc.
13/859,764		United States	ANTENNA SELECTION AND PILOT COMPRESSION IN MIMO SYSTEMS	Pending	Silicon Image, Inc.
62/100,841		United States	I/Q Imbalance Correction for the Combination of Multiple Radio Frequency Frontends	Pending	Silicon Image, Inc.
12/532,107	8571126	United States	MULTI-ANTENNA TRANSMITTER FOR MULTI-TONE SIGNALING	Issued	Silicon Image, Inc.
14/065,420		United States	MULTI-ANTENNA TRANSMITTER FOR MULTI-TONE SIGNALING	Pending	Silicon Image, Inc.
12/679,764	8605823	United States	COMMUNICATION USING CONTINUOUS-PHASE MODULATED SIGNALS	Issued	Silicon Image, Inc.
14/101,274		United States	COMMUNICATION USING CONTINUOUS-PHASE MODULATED SIGNALS	Pending	Silicon Image, Inc.
12/746,526	8484277	United States	TRANSFORMING SIGNALS USING PASSIVE CIRCUITS	Issued	Silicon Image, Inc.
13/498,884	8610474	United States	SIGNAL DISTRIBUTION NETWORKS AND RELATED MET	Issued	Silicon Image, Inc.
14/089,094		United States	SIGNAL DISTRIBUTION NETWORKS AND RELATED METHODS	Pending	Silicon Image, Inc.
13/519,302		United States	Phase Detection Circuits and Methods	Pending	Silicon Image, Inc.
13/574,586	8795082	United States	DIRECTIONAL BEAM STEERING SYSTEM AND METHOD TO DETECT LOCATION AND MOTION	Issued	Silicon Image, Inc.
14/331,144		United States	DIRECTIONAL BEAM STEERING SYSTEM AND METHOD TO DETECT LOCATION AND MOTION	Pending	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/704,564		United States	Methods and Systems for Near- Field MIMO Communications	Pending	Silicon Image, Inc.
14/235,783		United States	HIGH-ACCURACY AND LOW-POWER TRACKING SYSTEM FOR MOBILE DEVICES	Pending	Silicon Image, Inc.
14/234,623		United States	LOW-COST TRACKING SYSTEM	Pending	Silicon Image, Inc.
14/240,405		United States	CALIBRATING A RETRO- DIRECTIVE ARRAY FOR AN ASYMMETRIC WIRELESS LINK	Pending	Silicon Image, Inc.
14/364,002		United States	COLLABORATIVE CHANNEL SOUNDING IN MULTI-ANTENNA SYSTEMS	Pending	Silicon Image, Inc.
08/815,486	6,157,360	United States	System And Method For Driving Columns Of An Active Matrix Display	Issued	Silicon Image, Inc.
08/920,336	5,955,929	United States	Voltage-Controlled Oscillator Resistant To Supply Voltage Noise	Issued	Silicon Image, Inc.
09/007,707	5,969,552	United States	Dual Loop Delay-Locked Loop	Issued	Silicon Image, Inc.
09/298,647	6,259,427	United States	Scaling Multi-Dimensional Signals Using Variable Weighting Factors	Issued	Silicon Image, Inc.
09/298,369	6,374,361	United States	Skew-Insensitive Low Voltage Differential Receiver	Issued	Silicon Image, Inc.
09/393,849	6,738,417	United States	Method And Apparatus For Bidirectional Data Transfer Between A Digital Display And A Computer	Issued	Silicon Image, Inc.
09/326,503	6,940,496	United States	Display Module Driving System And Digital To Analog Converter For Driving Display	Issued	Silicon Image, Inc.
09/392,229	6,564,269	United States	Bi-Directional Data Transfer Using The Video Blanking Period In A Digital Data Stream	Issued	Silicon Image, Inc.
09/393,234	6,307,543	United States	Bi-Directional Data Transfer Using Two Pair Of Differential Lines As A Single Additional Differential Pair	Issued	Silicon Image, Inc.
09/947,008	6,492,984	United States	Bi-Directional Data Transfer Using Two Pair Of Differential Lines As A Single Additional Differential Pair	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/759,624	6,891,910	United States	Baud-Rate Timing Recovery	Issued	Silicon Image, Inc.
09/574,571	6,326,826	United States	Wide Frequency-Range Delay- Locked Loop Circuit	Issued	Silicon Image, Inc.
09/881,271	6,954,491	United States	Methods And Systems For Sending Side-Channel Data During Data Inactive Period	Issued	Silicon Image, Inc.
09/922,990	6,961,095	United States	Digital Display Jitter Correction Apparatus And Method	Issued	Silicon Image, Inc.
11/219,323	7,557,863	United States	Digital Display Jitter Correction Apparatus And Method	Issued	Silicon Image, Inc.
09/989,587	6,717,478	United States	Multi-Phase Voltage Controlled Oscillator (VCO) With Common Mode Control	Issued	Silicon Image, Inc.
10/371,220	7,231,009	United States	Data Synchronization Across An Asynchronous Boundary Using, For Example, Multi- Phase Clocks	Issued	Silicon Image, Inc.
09/989,580	7,103,013	United States	Bi-Directional Bridge Circuit Having High Common Mode Rejection And High Input Sensitivity	Issued	Silicon Image, Inc.
11/441,669	7,599,316	United States	Bi-Directional Bridge Circuit Having High Common Mode Rejection And High Input Sensitivity	Issued	Silicon Image, Inc.
12/573,847	8,116,240	United States	Bi-Directional Bridge Circuit Having High Common Mode Rejection And High Input Sensitivity	Issued	Silicon Image, Inc.
10/045,297	7,257,129	United States	Memory Architecture With Multiple Serial Communications Ports	Issued	Silicon Image, Inc.
11/828,286	7,903,684	United States	Communications Architecture For Transmission Of Data Between Memory Bank Caches And Ports	Issued	Silicon Image, Inc.
09/167,527	6,380,978	United States	Digital Video System And Methods For Providing Same	Issued	DVDO, INC. and Silicon Image, Inc.
10/032,136	7,215,376	United States	Digital Video System And Methods For Providing Same	Issued	DVDO, INC. and Silicon Image, Inc.
10/942,740	7,359,624	United States	Portable DVD Player	Issued	Silicon Image, Inc.
09/372,713	6,489,998	United States	Method And Apparatus For Deinterlacing Digital Video Images	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/941,949	6,909,469	United States	Interlace Motion Artifact Detection Using Vertical Frequency Detection And Analysis	Issued	Silicon Image, Inc.
10/251,642	7,027,099	United States	Method And Apparatus For Deinterlacing Digital Video Images	Issued	Silicon Image, Inc.
11/054,748	7,391,481	United States	Interlace Motion Artifact Detection Using Vertical Frequency Detection And Analysis	Issued	Silicon Image, Inc.
11/357,364	7,499,103	United States	Method And Apparatus For Detecting Frequency In Digital Video Images	Issued	Silicon Image, Inc.
11/932,808	7,633,559	United States	Interlace Motion Artifact Detection Using Vertical Frequency Detection And Analysis	Issued	Silicon Image, Inc.
09/410,543	6,700,622	United States	Method And Apparatus For Detecting The Source Format Of Video Images	Issued	Silicon Image, Inc.
09/396,993	6,515,706	United States	Method And Apparatus For Detecting And Smoothing Diagonal Features In Video Images	Issued	Silicon Image, Inc.
10/191,764	6,829,013	United States	Method And Apparatus For Detecting And Smoothing Diagonal Features In Video Images	Issued	Silicon Image, Inc.
09/363,312	6,681,059	United States	Method And Apparatus For Efficient Video Scaling	Issued	Silicon Image, Inc.
09/359,530	6,587,158	United States	Method And Apparatus For Reducing On-Chip Memory In Vertical Video Processing	Issued	Silicon Image, Inc.
09/226,776	6,219,747	United States	Methods And Apparatus For Variable Length SDRAM Transfers	Issued	Silicon Image, Inc.
09/805,588	6,385,692	United States	Methods and Apparatus for Variable Length SDRAM Transfers	Issued	Silicon Image, Inc.
09/227,502	6,393,505	United States	Methods And Apparatus For Data Bus Arbitration	Issued	Silicon Image, Inc.
09/226,381	6,473,476	United States	Method And Apparatus For Providing Deterministic Resets For Clock Divider Systems	Issued	Silicon Image, Inc.
09/837,894	6,867,814	United States	Method, System And Article Of Manufacture For Identifying The Source Type And Quality Level Of A Video Sequence	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/478,122	7,203,557	United States	Audio Signal Delay Apparatus And Method	Issued	Silicon Image, Inc.
10/663,413	7,408,992	United States	Detection And Repair Of MPEG-2 Chroma Upconversion Artifacts	Issued	Silicon Image, Inc.
09/905,318	7,123,307	United States	Clock Jitter Limiting Scheme In Video Transmission Through Multiple Stages	Issued	Silicon Image, Inc.
09/905,615	6,944,804	United States	System And Method For Measuring Pseudo Pixel Error Rate	Issued	Silicon Image, Inc.
09/904,783	6,625,560	United States	Method Of Testing Serial Interface	Issued	Silicon Image, Inc.
09/989,590	6,845,461	United States	High-Speed Bus With Embedded Clock Signals	Issued	Silicon Image, Inc.
09/989,645	6,809,567	United States	System And Method For Multiple-Phase Clock Generation	Issued	Silicon Image, Inc.
09/905,511	7,062,004	United States	Method And Apparatus For Adaptive Control Of PLL Loop Bandwidth	Issued	Silicon Image, Inc.
10/057,823	7,023,487	United States	Deinterlacing Of Video Sources Via Image Feature Edge Detection	Issued	Silicon Image, Inc.
09/954,663	7,558,326	United States	Method And Apparatus For Sending Auxiliary Data On A TMDS-Like Link	Issued	Silicon Image, Inc.
10/036,234	7,359,437	United States	Encoding Method And System For Reducing Inter-Symbol Interference Effects In Transmission Over A Serial Link	Issued	Silicon Image, Inc.
10/095,422	7,257,163	United States	Method And System For Reducing Inter-Symbol Interference Effects In Transmission Over A Serial Link With Mapping Of Each Word In A Cluster Of Received Words To A Single Transmitted Word	Issued	Silicon Image, Inc.
10/171,860	7,088,398	United States	Method And Apparatus For Regenerating A Clock For Auxiliary Data Transmitted Over A Serial Link With Video Data	Issued	Silicon Image, Inc.
10/192,296	6,914,637	United States	Method And System For Video And Auxiliary Data Transmission Over A Serial Link	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/357,750	7,283,566	United States	Method And Circuit For Generating Time Stamp Data From An Embedded-Clock Audio Data Stream And A Video Clock	Issued	Silicon Image, Inc.
10/016,247	6,714,206	United States	Method And System For Spatial-Temporal Dithering For Displays With Overlapping Pixels	Issued	Silicon Image, Inc.
10/133,813	7,136,484	United States	Cryptosystems Using Commuting Pairs In A Monoid	Issued	Silicon Image, Inc.
10/047,772	7,109,958	United States	Supporting Circuitry And Method For Controlling Pixels	Issued	Silicon Image, Inc.
10/045,393	7,039,121	United States	Method And System For Transition-Controlled Selective Block Inversion Communications	Issued	Silicon Image, Inc.
08/656,032	6,018,456	United States	Enclosure For Removable Computer Peripheral Equipment	Issued	CMD Technology Inc. and Silicon Image, Inc.
08/906,775	5,991,546	United States	System And Method For Interfacing Manually Controllable Input Devices To A Universal Computer Bus System	Issued	CMD Technology Inc. and Silicon Image, Inc.
10/171,820	7,225,282	United States	Method And Apparatus For A Two-Wire Serial Command Bus Interface	Issued	Silicon Image, Inc.
11/713,241	7,441,065	United States	Adaptive Beam-Steering Methods To Maximize Wireless Link Budget And Reduce Delay-Spread Using Multiple Transmit And Receive Antennas	Issued	Silicon Image, Inc.
10/210,839	7,171,525	United States	Method And System For Arbitrating Priority Bids Sent Over Serial Links To A Multi- Port Storage Device	Issued	Silicon Image, Inc.
09/688,536	6,380,783	United States	Cyclic Phase Signal Generation From A Single Clock Source Using Current Phase Interpolation	Issued	Silicon Image, Inc.
09/847,837	6,535,029	United States	Fully Differential Continuous- Time Current-Mode High Speed CMOS Comparator	Issued	Silicon Image, Inc.
10/270,882	7,009,827	United States	Voltage Swing Detection Circuit For Hot Plug Event Or Device Detection Via A Differential Link	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/162,046	6,843,674	United States	Method And Apparatus For Connecting Serial ATA Storage Components	Issued	Silicon Image, Inc.
09/945,278	7,131,004	United States	Method And Apparatus For Encrypting Data Transmitted Over A Serial Link	Issued	Silicon Image, Inc.
11/499,124	7,900,047	United States	Method And Apparatus For Encrypting Data Transmitted Over A Serial Link	Issued	Silicon Image, Inc.
11/543,501	7,757,085	United States	Method And Apparatus For Encrypting Data Transmitted Over A Serial Link	Issued	Silicon Image, Inc.
10/224,995	7,218,737	United States	System And Method For An Adaptive State Machine To Control Signal Filtering In A Serial Link	Issued	Silicon Image, Inc.
09/991,057	7,242,766	United States	Method And System For Encrypting And Decrypting Data Using An External Agent	Issued	Silicon Image, Inc.
10/085,177	7,035,290	United States	Method And System For Temporary Interruption Of Video Data Transmission	Issued	Silicon Image, Inc.
10/036,794	6,976,201	United States	Method And System For Host Handling Of Communications Errors	Issued	Silicon Image, Inc.
10/053,461	7,113,507	United States	Method And System For Communicating Control Information Via Out-Of-Band Symbols	Issued	Silicon Image, Inc.
10/045,625	7,746,798	United States	Method And System For Integrating Packet Type Information With Synchronization Symbols	Issued	Silicon Image, Inc.
10/035,911	7,154,905	United States	Method And System For Nesting Of Communications Packets	Issued	Silicon Image, Inc.
10/045,600	6,771,192	United States	Method And System For DC- Balancing At The Physical Layer	Issued	Silicon Image, Inc.
10/045,601	7,340,558	United States	Multisection Memory Bank System	Issued	Silicon Image, Inc.
09/989,647	7,058,121	United States	Logic Gates Including Diode- Connected Metal-Oxide- Semiconductor Field-Effect Transistors (MOSFETs) To Control Input Threshold Voltage Levels And Switching Transients Of Output Logic Signals	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
09/989,487	6,985,005	United States	Differential Amplifiers Using	Issued	Silicon Image,
			Asymmetric Transfer		Inc.
			Characteristics To Suppress		
			Input Noise In Output Logic		
			Signals		
11/330,047	7,456,648	United States	Differential Amplifiers Using	Issued	Silicon Image,
			Asymmetric Transfer		Inc.
			Characteristics To Suppress		
			Input Noise In Output Logic		
			Signals		
12/275,686	7,847,583	United States	Transmitter And Receiver	Issued	Silicon Image,
			Using Asymmetric Transfer		Inc.
			Characteristics In Differential		
10//02 /==			Amplifiers To Suppress Noise		~
10/403,477	6,819,166	United States	Continuous-Time, Low-	Issued	Silicon Image,
			Frequency-Gain/High-		Inc.
			Frequency-Boosting		
10/417,712	7,348,991	United States	Video Graphics Text Mode	Issued	Silicon Image,
			Enhancement Method For		Inc.
			Digitally Processed Data		
10/287,976	6,873,341	United States	Detection Of Video Windows	Issued	Silicon Image,
			And Graphics Windows		Inc.
10/298,722	7,539,304	United States	Integrated Circuit Having Self	Issued	Silicon Image,
			Test Capability Using Message		Inc.
			Digest And Method For Testing		
			Integrated Circuit Having		
			Message Digest Generation		
			Circuitry		
10/215,936	6,717,468	United States	Dynamically Biased Full-	Issued	Silicon Image,
			Swing Operation Amplifier For		Inc.
			An Active Matrix Liquid		
10/260 022	7.112.052	TT 1 1 0	Crystal Display Driver	· .	0111 x
10/268,832	7,412,053	United States	Cryptographic Device With	Issued	Silicon Image,
			Stored Key Data And Method		Inc.
			For Using Stored Key Data To		
			Perform An Authentication		
11/050 000	7.707.526	Huitad States	Exchange Of Self Test	Toomad	Ciliaan Imaaaa
11/950,088	7,797,536	United States	Cryptographic Device With Stored Key Data And Method	Issued	Silicon Image,
			For Using Stored Key Data To		Inc.
			Perform An Authentication		
			Exchange Of Self Test		
10/244,152	6,814,583	United States	Through-Broad PCB Edge	Issued	Silicon Image,
101277,132	0,017,363	omica states	Connector, System And	155000	Inc.
			Method		inc.
10/247,675	8,064,508	United States	Equalizer With Controllably	Issued	Silicon Image,
10/24/,0/3	0,004,506	Omicu States	Weighted Parallel High Pass	155000	Inc.
			And Low Pass Filters And		IIIC.
			Receiver Including Such An		
			Equalizer		
	I	l .	Equalizer		

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/796,175	8,275,026	United States	Equalizer With Controllably Weighted Parallel High Pass And Low Pass Filters And Receiver Including Such An Equalizer	Issued	Silicon Image, Inc.
10/651,500	7,551,909	United States	CMOS Transceiver With Dual Current Path VCO	Issued	Silicon Image, Inc.
10/099,533	7,158,593	United States	Combining A Clock Signal And A Data Signal	Issued	Silicon Image, Inc.
10/642,259	7,409,031	United States	Data Sampling Method And Apparatus With Alternating Edge Sampling Phase Detection For Loop Characteristic Stabilization	Issued	Silicon Image, Inc.
10/459,989	7,187,307	United States	Method And System For Encapsulation Of Multiple Levels Of Communication Protocol Functionality Within Line Codes	Issued	Silicon Image, Inc.
10/794,015	7,502,411	United States	Method And Circuit For Adaptive Equalization Of Multiple Signals In Response To A Control Signal Generated From One Of The Equalized Signals	Issued	Silicon Image, Inc.
10/459,992	6,747,580	United States	Method And Apparatus For Encoding Or Decoding Data In Accordance With An Nb/(N+1)B Block Code, And Method For Determining Such A Block Code	Issued	Silicon Image, Inc.
10/781,405	7,269,673	United States	Cable With Circuitry For Asserting Stored Cable Data Or Other Information To An External Device Or User	Issued	Silicon Image, Inc.
11/848,758	7,500,032	United States	Cable With Circuitry For Asserting Stored Cable Data Or Other Information To An External Device Or User	Issued	Silicon Image, Inc.
11/123,353	7,375,960	United States	Apparatus For Removably Securing Storage Components In An Enclosure	Issued	Silicon Image, Inc.
10/763,905	7,236,553	United States	Reduced Dead-Cycle, Adaptive Phase Tracking Method And Apparatus	Issued	Silicon Image, Inc.
10/835,301	6,897,793	United States	Method And Apparatus For Run Length Limited TMDS-Like Encoding Of Data	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
10/842,231	7,991,096	United States	Data Sampling Method And Apparatus Using Through- Transition Counts To Reject Worst Sampling Position	Issued	Silicon Image, Inc.
10/439,446	7,031,858	United States	Method And Circuit For DC Measurement Of Phase Uniformity Of Multi-Phase Clocks	Issued	Silicon Image, Inc.
10/302,436	7,274,690	United States	An Age Selection Switching Scheme For Data Traffic In A Crossbar Switch	Issued	Silicon Image, Inc.
10/645,786	7,505,422	United States	Preference Programmable First- One Detector And Quadrature Based Random Grant Generator	Issued	Silicon Image, Inc.
10/645,787	7,461,167	United States	A Method For Multicast Service In A Crossbar Switch	Issued	Silicon Image, Inc.
10/762,950	7,352,764	United States	Content Addressable Merged Queue Architecture For Switching Data	Issued	Silicon Image, Inc.
10/434,785	7,519,066	United States	A Method For Switching Data In A Crossbar Switch	Issued	Silicon Image, Inc.
11/372,866	7,694,204	United States	Error Detection In Physical Interfaces For Point-To-Point Communications Between Integrated Circuits	Issued	Silicon Image, Inc.
12/712,124	7,937,644	United States	Error Detection In Physical Interfaces For Point-To-Point Communications Between Integrated Circuits	Issued	Silicon Image, Inc.
13/099,254	8,099,648	United States	Error Detection In Physical Interfaces For Point-To-Point Communications Between Integrated Circuits	Issued	Silicon Image, Inc.
11/669,416	7,844,762	United States	Parallel Interface Bus To Communicate Video Data Encoded For Serial Data Links	Issued	Silicon Image, Inc.
11/056,995	7,102,446	United States	Phase Lock Loop With Coarse Control Loop Having Frequency Lock Detector And Device Including Same	Issued	Silicon Image, Inc.
11/643,388	7,589,559	United States	Current Mode Circuitry To Modulate A Common Mode Voltage	Issued	Silicon Image, Inc.
12/555,300	7,872,498	United States	Current Mode Circuitry to Modulate a Common Mode Voltage	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/477,049	7,793,179	United States	Test Clock Control Structures To Generate Configurable Test Clocks For Scan-Based Testing Of Electronic Circuits Using Programmable Test Clock Controllers	Issued	Silicon Image, Inc.
11/856,640	7,782,934	United States	Parameter Scanning For Signal Over-Sampling	Issued	Silicon Image, Inc.
11/592,792	7,450,038	United States	Determining Oversampled Data To Be Included In Unit Intervals	Issued	Silicon Image, Inc.
11/510,254	8,595,434	United States	Smart Scalable Storage Switch Architecture	Issued	Silicon Image, Inc.
14/067,363		United States	Smart Scalable Storage Switch Architecture	Pending	Silicon Image, Inc.
11/314,162	7,571,269	United States	A Covert Channel For Conveying Supplemental Messages In A Protocol- Defined Link For A System Of Storage Devices	Issued	Silicon Image, Inc.
11/637,254	7,602,253	United States	Adaptive Bandwidth Phase Locked Loop With Feedforward Divider	Issued	Silicon Image, Inc.
11/656,331	7,984,369	United States	Concurrent Code Checker And Hardware Efficient High-Speed I/O Having Built-In Self-Test And Debug Features	Issued	Silicon Image, Inc.
11/694,819	7,949,863	United States	Multi-Port Memory Device Having Variable Port Speeds	Issued	Silicon Image, Inc.
11/694,813	7,639,561	United States	Power-Saving Clocking Technique	Issued	Silicon Image, Inc.
11/690,629	7,831,778	United States	Mechanism For Streaming Media Data Over Wideband Wireless Networks	Issued	Silicon Image, Inc.
11/476,457	7,840,861	United States	Scan-Based Testing Of Devices Implementing A Test Clock Control Structure ("TCCS†)	Issued	Silicon Image, Inc.
11/861,175	8,160,192	United States	Signal Interleaving for Serial Clock and Data Recovery	Issued	Silicon Image, Inc.
11/690,642	7,908,501	United States	Shared Nonvolatile Memory Architecture	Issued	Silicon Image, Inc.
11/742,358	7,698,088	United States	Interface Test Circuitry And Methods	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/848,641	8,233,432	United States	Ensuring Physical Locality Of Entities Sharing Data	Issued	Silicon Image, Inc.
11/683,608	7,831,877	United States	Method And Apparatus For A Two-Wire Serial Command Bus Interface	Issued	Silicon Image, Inc.
11/690,659	7,849,339	United States	Progressive Power Control Of A Multi-Port Memory Device	Issued	Silicon Image, Inc.
11/567,514	7,365,659	United States	Method Of Context Adaptive Binary Arithmetic Coding And Coding Apparatus Using The Same	Issued	Silicon Image, Inc.
12/778,882		United States	Multi-Level Port Expansion For Port Multipliers	Pending	Silicon Image, Inc.
12/147,248	7,836,223	United States	Operation Of Media Interface To Provide Bidirectional Communications	Issued	Silicon Image, Inc.
11/849,163	8,695,034	United States	Delivering On Screen Display Data To Existing Display Devices	Issued	Silicon Image, Inc.
11/828,219	8,599,315	United States	On Screen Displays Associated With Remote Video Source Devices	Issued	Silicon Image, Inc.
14/070,373		United States	On Screen Displays Associated With Remote Video Source Devices	Pending	Silicon Image, Inc.
11/829,800	7,903,550	United States	Bandwidth Reservation For Data Flows In Interconnection Networks	Issued	Silicon Image, Inc.
11/828,223	8,149,711	United States	Data Stream Control For Network Devices	Issued	Silicon Image, Inc.
13/541,390	8,924,509	United States	Automated Service Discovery And Dynamic Connection Management	Issued	Silicon Image, Inc.
11/836,082	8,468,212	United States	Network Repository For Metadata	Issued	Silicon Image, Inc.
13/919,773		United States	Network Repository For Metadata	Pending	Silicon Image, Inc.
11/829,790	7,911,956	United States	Packet Level Prioritization In Interconnection Networks	Issued	Silicon Image, Inc.
11/828,226		United States	Streaming Data Content In A Network	Pending	Silicon Image, Inc.
11/848,153	7,936,790	United States	Synchronizing Related Data Streams In Interconnection Networks	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
11/952,052	8,001,334	United States	Bank Sharing And Refresh In A Shared Multi-Port Memory Device	Issued	Silicon Image, Inc.
12/075,954	7,979,589	United States	Method, Apparatus, And System For Port Multiplier Enhancement	Issued	Silicon Image, Inc.
13/298,001		United States	Iddq Testing Of CMOS Devices	Pending	Silicon Image, Inc.
10/788,704	6,944,086	United States	Semiconductor Memory Device	Issued	Silicon Image, Inc.
10/876,231	7,016,255	United States	Multi-Port Memory Device	Issued	Silicon Image, Inc.
10/877,318	7,089,465	United States	Multi-Port Memory Device Having Serial I/O Interface	Issued	Silicon Image, Inc.
12/075,906	7,904,566	United States	Method, Apparatus, And System For Employing An Enhanced Port Multiplier	Issued	Silicon Image, Inc.
12/497,391	8,386,867	United States	Computer Memory Test Structure	Issued	Silicon Image, Inc.
13/776,508	8,667,354	United States	Computer Memory Test Structure	Issued	Silicon Image, Inc.
14/145,751	8,924,805	United States	Computer Memory Test Structure	Issued	Silicon Image, Inc.
12/197,020	8,086,886	United States	Group Power Management Of Network Devices	Issued	Silicon Image, Inc.
12/683,365	8,543,873	United States	Multi-Site Testing Of Computer Memory Devices And Serial I/O Ports	Issued	Silicon Image, Inc.
14/035,795	8,839,058	United States	Multi-Site Testing Of Computer Memory Devices And Serial I/O Ports	Issued	Silicon Image, Inc.
11/969,847	8,090,030	United States	Method, Apparatus And System For Generating And Facilitating Mobile High- Definition Multimedia Interface	Issued	Silicon Image, Inc.
11/969,852	7,856,520	United States	Control Bus For Connection Of Electronic Devices	Issued	Silicon Image, Inc.
11/969,865	7,921,231	United States	Discovery Of Electronic Devices Utilizing A Control Bus	Issued	Silicon Image, Inc.
12/172,187	8,238,653	United States	Methods And Mechanisms For Probabilistic Color Correction	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
12/392,000		United States	Method, Apparatus, And System For Pre-Authentication And Processing Of Data Streams	Pending	Silicon Image, Inc.
12/391,987	8,644,504	United States	Method, Apparatus, And System For Deciphering Media Content Stream	Issued	Silicon Image, Inc.
12/605,134	8,407,427	United States	Method And System For Improving Serial Port Memory Communication Latency And Reliability	Issued	Silicon Image, Inc.
13/850,147	8,892,825	United States	Method and System for Improving Serial Port Memory Communication Latency and Reliability	Issued	Silicon Image, Inc.
12/260,970	8,036,248	United States	Method, Apparatus, And System For Automatic Data Aligner For Multiple Serial Receivers	Issued	Silicon Image, Inc.
12/359,025	8,026,726	United States	Fault Testing For Interconnections	Issued	Silicon Image, Inc.
12/486,969	8,793,723	United States	Detection Of Encryption Utilizing Error Detection For Received Data	Issued	Silicon Image, Inc.
12/570,874	8,644,334	United States	Messaging To Provide Data Link Integrity	Issued	Silicon Image, Inc.
12/260,972	7,777,652	United States	Coding System For Memory Systems Employing High- Speed Serial Links	Issued	Silicon Image, Inc.
12/847,416	7,978,099	United States	17b/20b Coding System	Issued	Silicon Image, Inc.
12/351,698	8,374,346	United States	Method, Apparatus, And System For Pre-Authentication And Keep-Authentication Of Content Protected Ports	Issued	Silicon Image, Inc.
12/316,305	8,347,081	United States	Method, Apparatus And System For Employing A Content Protection System	Issued	Silicon Image, Inc.
12/577,707	8,275,914	United States	Method And System For Transmitting Or Receiving N- Bit Video Data Over A Serial Link	Issued	Silicon Image, Inc.
12/606,096	8,176,214	United States	Transmission Of Alternative Content Over Standard Device Connectors	Issued	Silicon Image, Inc.
12/351,712	8,185,739	United States	Method And System For Detecting Successful Authentication Of Multiple Ports In A Time Based Roving Architecture	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
12/512,877	8,458,343	United States	Signaling For Transitions Between Modes Of Data Transmission	Issued	Silicon Image, Inc.
12/983,233	8,489,784	United States	Adaptive Interconnection Scheme For Multimedia Devices	Issued	Silicon Image, Inc.
13/004,359	8,755,431	United States	Transmission And Detection Of Multi-Channel Signals In Reduced Channel Format	Issued	Silicon Image, Inc.
12/650,357		United States	Method, Apparatus, And System For Simultaneously Previewing Contents From Multiple Protected Sources	Pending	Silicon Image, Inc.
12/712,933	8,692,937	United States	Video Frame Synchronization	Issued	Silicon Image, Inc.
12/966,194		United States	Transmission And Handling Of Three-Dimensional Video Content	Pending	Silicon Image, Inc.
12/873,124	8,325,757	United States	De-Encapsulation Of Data Streams Into Multiple Links	Issued	Silicon Image, Inc.
12/704,417	8,510,487	United States	Hybrid Interface For Serial And Parallel Communication	Issued	Silicon Image, Inc.
13/934,147	8,751,709	United States	Hybrid Interface For Serial And Parallel Communication	Issued	Silicon Image, Inc.
12/842,165	8,930,692	United States	Mechanism For Internal Processing Of Content Through Partial Authentication On Secondary Channel	Issued	Silicon Image, Inc.
12/842,190		United States	Mechanism For Partial Encryption Of Data Streams	Pending	Silicon Image, Inc.
13/021,958		United States	Determination Of Physical Connectivity Status Of Devices Based On Electrical Measurement	Allowed	Silicon Image, Inc.
12/898,528	8,598,898	United States	Testing Of High-Speed Input- Output Devices	Issued	Silicon Image, Inc.
13/434,273		United States	Method, Apparatus And System For Transitioning An Audio/Video Device Between A Source Mode And A Sink Mode	Pending	Silicon Image, Inc.
12/848,037	8,624,960	United States	Multi-View Display System	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/094,668		United States	Multi-View Display System	Pending	Silicon Image, Inc.
12/816,437	8,698,958	United States	Mechanism For Memory Reduction In Picture-In-Picture Video Generation	Issued	Silicon Image, Inc.
13/753,408		United States	Communication Bridging Between Devices Via Multiple Bridge Elements	Pending	Silicon Image, Inc.
13/198,584		United States	Conversion Of Multimedia Data Streams For Use By Connected Devices	Pending	Silicon Image, Inc.
12/906,939	8,537,201	United States	Combining Video Data Streams Of Differing Dimensionality For Concurrent Display	Issued	Silicon Image, Inc.
13/172,745	8,484,387	United States	Detection Of Cable Connections For Electronic Devices	Issued	Silicon Image, Inc.
13/172,742	8,601,173	United States	Detection Of Cable Connections For Electronic Devices	Issued	Silicon Image, Inc.
13/362,930		United States	Mechanism For Low Power Standby Mode Control Circuit	Allowed	Silicon Image, Inc.
13/217,138	8,379,145	United States	Conversion And Processing Of Deep Color Video In A Single Clock Domain	Issued	Silicon Image, Inc.
12/979,995	8,874,820	United States	Mechanism For Facilitating A Configurable Port-Type Peripheral Component Interconnect Express/Serial Advanced Technology Attachment Host Controller Architecture	Issued	Silicon Image, Inc.
12/950,850	8,504,672	United States	Discovery Of Electronic Devices In A Combined Network	Issued	Silicon Image, Inc.
13/959,592	8,799,443	United States	Discovery of Electronic Devices in a Combined Network	Issued	Silicon Image, Inc.
13/348,378		United States	Proxy Device Operation In Command And Control Network	Pending	Silicon Image, Inc.
12/950,867		United States	Transfer Of Control Bus Signaling On Packet-Switched Network	Pending	Silicon Image, Inc.
13/339,339		United States	Mechanism For Recovering Clock For Streaming Content Over A Packetized Network	Pending	Silicon Image, Inc.
13/302,452		United States	Multimedia I/O System Architecture for Advanced Digital Television	Pending	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/107,031		United States	Audio And Video Data Multiplexing For Multimedia Stream Switch	Pending	Silicon Image, Inc.
13/174,630		United States	Single-Ended Configurable Multi-Mode Driver	Pending	Silicon Image, Inc.
13/173,302		United States	Fine-Grained Self Refresh Control For DRAM Devices	Pending	Silicon Image, Inc.
13/174,616	8,760,188	United States	Configurable Multi- Dimensional Driver And Receiver	Issued	Silicon Image, Inc.
13/083,399	8,611,486	United States	Adjustment Of Clock Signals Regenerated From A Data Stream	Issued	Silicon Image, Inc.
11/437,357	7,982,798	United States	Edge Detection	Issued	Silicon Image, Inc.
13/153,230	8,446,525	United States	Edge Detection	Issued	Silicon Image, Inc.
10/753,909	7,400,359	United States	Video Stream Routing And Format Conversion Unit With Audio Delay	Issued	Silicon Image, Inc.
10/889,855	7,710,501	United States	Time Base Correction And Frame Rate Conversion	Issued	Silicon Image, Inc.
11/487,144	8,004,606	United States	Original Scan Line Detection	Issued	Silicon Image, Inc.
11/941,050	8,086,067	United States	Noise Cancellation	Issued	Silicon Image, Inc.
11/512,754	8,120,703	United States	Source-Adaptive Video Deinterlacer	Issued	Silicon Image, Inc.
12/204,760	8,559,746	United States	System, Method And Apparatus For Smoothing Of Edges In Images To Remove Irregularities	Issued	Silicon Image, Inc.
14/054,575		United States	System, Method and Apparatus for Smoothing of Edges in Images to Remove Irregularities	Pending	Silicon Image, Inc.
12/703,623	8,452,117	United States	Block Noise Detection And Filtering	Issued	Silicon Image, Inc.
13/899,222	8,891,897	United States	Block Noise Detection And Filtering	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/335,398		United States	Ringing Suppression In Video Scalers	Pending	Silicon Image, Inc.
13/546,904		United States	Transmission Of Multiple Protocol Data Elements Via An Interface Utilizing A Data Tunnel	Pending	Silicon Image, Inc.
11/202,995	7,904,117	United States	Wireless Communication Device Using Adaptive Beamforming	Issued	SiBEAM, Inc.
11/706,711	7,710,319	United States	HD Physical Layer Of A Wireless Communication Device	Issued	SiBEAM, Inc.
12/748,276	7,982,669	United States	Adaptive Beam-Steering Methods To Maximize Wireless Link Budget And Reduce Delay-Spread Using Multiple Transmit And Receive Antennas	Issued	SiBEAM, Inc.
11/706,470	8,014,416	United States	Inter-Port Communication In A Multi-Port Memory Device	Issued	Silicon Image, Inc.
11/689,386	7,881,258	United States	Circuitry To Prevent Peak Power Problems During Scan Shift	Issued	SiBEAM, Inc.
11/726,874	8,155,712	United States	Low Power Very High-Data Rate Device	Issued	SiBEAM, Inc.
11/588,472	8,022,887	United States	Planar Antenna	Issued	SiBEAM, Inc.
11/752,073		United States	A Compact Millimeter Wave Vertical Interconnection Scheme By Combining Flip- Chip, Layer Transition	Pending	SiBEAM, Inc.
11/752,083	7,675,465	United States	Surface Mountable Integrated Circuit Packaging Scheme	Issued	SiBEAM, Inc.
12/215,959		United States	Mechanism For Communication With Multiple Wireless Video Area Networks	Pending	SiBEAM, Inc.
11/981,935		United States	Wireless HD Mac Frame Format	Pending	SiBEAM, Inc.
11/938,126	8,170,522	United States	Multi-Transformer Architecture For An RF Active Circuit	Issued	SiBEAM, Inc.
11/999,810	8,750,241	United States	Concurrent Association With Multiple WVAN Network	Issued	SiBEAM, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
12/079,133	8,831,225	United States	Data Security	Issued	SiBEAM, Inc.
12/011,404	7,948,961	United States	Wireless Proximity Estimation	Issued	SiBEAM, Inc.
11/982,209	8,279,784	United States	Wireless HD AV Packet Format	Issued	SiBEAM, Inc.
12/055,160	8,170,617	United States	Extensions To Adaptive Beam- Steering Method	Issued	SiBEAM, Inc.
12/164,757		United States	Exchanging Information Between Components Coupled With An I2C Bus Via Separate Banks	Pending	SiBEAM, Inc.
12/167,195	8,229,352	United States	Wireless Architecture For 60 GHz	Issued	SiBEAM, Inc.
11/901,069	7,986,753	United States	Modified Branch Metric For Decoders And Equalizers	Issued	SiBEAM, Inc.
12/059,757	7,915,909	United States	RF Integrated Circuit Test Methodology And System	Issued	SiBEAM, Inc.
12/164,907		United States	Dispatch Capability Using A Single Physical Interface	Pending	SiBEAM, Inc.
12/165,468		United States	Bitmap Device Identification In A Wireless Communication System	Pending	SiBEAM, Inc.
12/165,472	8,897,719	United States	Initializing A Transceiver In A Wireless Communication System	Issued	SiBEAM, Inc.
12/164,849	8,341,271	United States	Device Discovery In A Wireless Communication System	Issued	SiBEAM, Inc.
12/164,810	8,116,333	United States	Connection Control In A Wireless Communication System	Issued	SiBEAM, Inc.
12/699,758	8,588,193	United States	Enhanced Wireless Data Rates Using Multiple Beams	Issued	SiBEAM, Inc.
12/699,781	8,457,026	United States	Enhanced Wireless Data Rates Using Multiple Beams	Issued	SiBEAM, Inc.
13/113,318		United States	Apparatus, System, And Method For A Compact Symmetrical Transition Structure For Radio Frequency Applications	Allowed	SiBEAM, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/128,551		United States	Method To Drive HDMI Or MHL Or USB Data Through One Set Of Pins	Pending	Silicon Image, Inc.
13/984,018		United States	Concept And Method Of Reducing Data Dependent Jitter	Pending	Silicon Image, Inc.
13/269,450		United States	Identification And Handling Of Data Streams Using Coded Preambles	Allowed	Silicon Image, Inc.
13/611,786		United States	Combining Video And Audio Streams Utilizing Pixel Repetition Bandwidth	Pending	Silicon Image, Inc.
14/118,832		United States	Compensation Scheme For MHL Common Mode Clock Swing	Pending	Silicon Image, Inc.
13/773,534		United States	Transmitting Multiple Differential Signals Over a Reduced Number of Physical Channels	Pending	Silicon Image, Inc.
13/460,393		United States	Cost-Efficient And Low- Latency Motion Picture Encoding For Limited Channel Bandwidth	Pending	Silicon Image, Inc.
13/791,494	8,925,003	United States	Mechanism For Facilitating Syncronization Of Audio And Video Between Multiple Media Devices	Issued	Silicon Image, Inc.
13/622,286	8,885,435	United States	Interfacing Between Integrated Circuits With Asymmetric Voltage Swing	Issued	Silicon Image, Inc.
13/770,984		United States	Configurable Single Ended Driver	Pending	Silicon Image, Inc.
13/779,372	8,920,188	United States	Integrated Connector/Flex Cable	Issued	Silicon Image, Inc.
13/834,927		United States	Simultaneous Transmission Of Clock And Bidirectional Data Over A Communication Channel	Allowed	Silicon Image, Inc.
13/605,708	8,841,974	United States	Test Solution For Ring Oscillators	Issued	Silicon Image, Inc.
14/193,932		United States	Test Solution for a Random Number Generator	Pending	Silicon Image, Inc.
13/787,664		United States	Auxiliary Data Encoding In Video Data	Pending	Silicon Image, Inc.
13/738,768		United States	Method And Apparatus For Reducing Digital Video Image Data	Pending	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
13/736,765	8,832,338	United States	Mechanism For Facilitating Dynamic Timestamp-Less Clock Regeneration For Transmitting Media Streams Over Shared Channels	Issued	Silicon Image, Inc.
14/123,037		United States	Timing Controlled Cascade Feed-Through High Speed Line Driver	Pending	Silicon Image, Inc.
13/776,577		United States	Apparatus, System And Method For Providing Clock And Data Signaling	Pending	Silicon Image, Inc.
13/940,038		United States	Integrated Mobile Desktop	Pending	Silicon Image, Inc.
13/915,586		United States	Multiple Protocol Tunneling Using Time Division Operations	Pending	Silicon Image, Inc.
13/891,842	8,786,776	United States	Method, Apparatus And System For Communicating Sideband Data With Non- Compressed Video	Issued	Silicon Image, Inc.
13/671,527		United States	Methods And Apparatuses To Provide And Electro-Optical Alignment	Pending	Silicon Image, Inc.
14/371,973		United States	Charge Pump Calibration for Dual-Path Phase-Locked Loop	Pending	Silicon Image, Inc.
14/115,324		United States	Mechanism for Facilitating Dynamic Phase Detection with High Jitter Tolerance for Images of Media Streams	Allowed	Silicon Image, Inc.
14/135,470		United States	Apparatus, System and Method for Formatting Audio-Video Information	Pending	Silicon Image, Inc.
13/839,671		United States	Full Frame Buffer To Improve Video Performance In Low- Latency Video Communication Systems	Pending	Silicon Image, Inc.
12/057,051		United States	Bi-Directional Digital Interface For Video And Audio (DIVA)	Pending	Silicon Image, Inc.
11/760,164	7,940,809	United States	Digital Video Interface With Bi-Directional Half-Duplex Clock Channel Used As Auxiliary Data Channel	Issued	Silicon Image, Inc.
11/865,621	7,916,780	United States	Adaptive Equalizer For Use With Clock And Data Recovery Circuit Of Serial Communication Link	Issued	Silicon Image, Inc.
12/222,745	7,737,802	United States	Passive Equalizer With Negative Impedance To Increase A Gain	Issued	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
12/636,063	8,680,712	United States	Power Delivery Over Digital Interactive Interface For Video And Audio (DIIVA)	Issued	Silicon Image, Inc.
13/521,739		United States	Multi-Media USB Data Transfer Over Digital Interaction Interface for Video and Audio (DIIVA)	Pending	Silicon Image, Inc.
13/521,762		United States	Video Management And Control In Home Multimedia Network	Pending	Silicon Image, Inc.
14/381,186		United States	Linear Regulator with Improved Power Supply Ripple Rejection	Pending	Silicon Image, Inc.
13/844,152		United States	Electronic Alignment Of Optical Signals	Pending	Silicon Image, Inc.
14/391,382		United States	Frequency Response Compensation in a Digital to Analog Converter	Pending	Silicon Image, Inc.
14/165,340		United States	Apparatus, System and Method for Providing Switching with a T-Coil Circuit	Pending	Silicon Image, Inc.
13/836,895	8,928,411	United States	Integration Of Signal Sampling Within Transistor Amplifier Stage	Issued	Silicon Image, Inc.
14/165,345		United States	Apparatus, Method and System for Asymmetric Full-Duplex Communication	Pending	Silicon Image, Inc.
14/209,785		United States	Method And Apparatus For Implementing Wide Data Range And Wide Common- Mode Receivers	Pending	Silicon Image, Inc.
14/296,377		United States	Transmitting Apparatus with Source Termination	Pending	Silicon Image, Inc.
14/368,781		United States	Caching of Capabilities Information of Counterpart Device for Efficient Handshaking Operation	Pending	Silicon Image, Inc.
14/163,981		United States	Mechanism for Facilitating Dynamic Counter Synchronization and Packetization in High- Definition Multimedia Interface and Mobile High-Definition Link	Pending	Silicon Image, Inc.
14/253,808		United States	Communication of Multimedia Data Streams Over Multiple Communication Lanes	Pending	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
14/279,316		United States	HDCP2.2 Authentication Engine and Stream Cipher Engine Sharing in Digital Content Protection Architectures	Pending	Silicon Image, Inc.
14/383,865		United States	Techniques for Fractional-N Phase Locked Loops	Pending	Silicon Image, Inc.
61/949,901		United States	Compressed Video Transfer Over HDMI and MHL	Pending	Silicon Image, Inc.
14/563,797		United States	Electrical Duplex to Optical Conversion	Pending	Silicon Image, Inc.
14/470,750		United States	Arbitration Signaling within a Multimedia High Definition Link (MHL 3) Device	Pending	Silicon Image, Inc.
14/275,692		United States	Error Detection and Mitigation in Video Channels	Pending	Silicon Image, Inc.
14/339,393		United States	Phase-Modulated On-Off Keying for Millimeter Wave Spectrum Control	Pending	Silicon Image, Inc.
14/145,715		United States	Messaging to Provide Data Link Integrity	Pending	Silicon Image, Inc.
14/145,736	8,854,548	United States	Mechanism for Memory Reduction in Picture-In-Picture Video Generation	Issued	Silicon Image, Inc.
14/470,613		United States	Compressed Video Transfer Over a Multimedia Link	Pending	Silicon Image, Inc.
14/184,647		United States	Video Frame Synchronization	Pending	Silicon Image, Inc.
14/181,446		United States	Power Delivery Over Digital Interaction Interface for Video and Audio (DiiVA)	Pending	Silicon Image, Inc.
14/470,804		United States	Phase Relationship Control for Control Channel of a Multimedia Communication Link	Pending	Silicon Image, Inc.
14/470,809		United States	Retry Disparity for Control Channel of a Multimedia Communication Link	Pending	Silicon Image, Inc.
61/943,267		United States	Pre-Processor and Post- Processor for Compression of 4:2:0 Encoded Video Streams with Video Compression Codecs Embedded within an Audio/Video Standard	Pending	Silicon Image, Inc.

App. No. Paten		Title	Status	Record Owner
14/278,255	United States	Encoding Guard Band Data for Transmission Via a Communications Interface Utilizing Transition-Minimized Differential Signaling (Tmds) Coding	Pending	Silicon Image, Inc.
14/322,753	United States	Calibration Of Single-Ended High-Speed Interfaces	Pending	Silicon Image, Inc.
61/947,704	United States	Reversible Connector	Pending	Silicon Image, Inc.
14/460,737	United States	System and Method for Transcoding Data	Pending	Silicon Image, Inc.
14/502,928	United States	Electrical Connector with Optical Channel	Pending	Silicon Image, Inc.
14/322,753	United States	Cable with Circuitry for Communicating Performance Information	Pending	Silicon Image, Inc.
61/973,837	United States	Error Correction for Transmission of Compressed Video Data Over Standards- Defined Coded Audio/Video Links	Pending	Silicon Image, Inc.
61/975,517	United States	(MHL) Connector Cable Detect, Cable Orientation Detect and/or Lane Re- Mapping	Pending	Silicon Image, Inc.
61/979,477	United States	MHL3 Router without HDCP2.2 Decryption and Encryption Operation	Pending	Silicon Image, Inc.
61/979,483	United States	TDD over 5-Pin Interface	Pending	Silicon Image, Inc.
14/470,620	United States	Compressed Blanking Period Transfer Over a Multimedia Link	Pending	Silicon Image, Inc.
14/273,400	United States	Transmission and Detection of Multi-Channel Signals in Reduced Channel Format	Pending	Silicon Image, Inc.
61/989,409	United States	System for Dynamic Capabilities, Status, and Metadata Exchange	Pending	Silicon Image, Inc.
14/300,166	United States	Configurable Multi- Dimensional Driver and Receiver	Pending	Silicon Image, Inc.
14/483,013	United States	Enhanced Communication Link Using Synchronization Signal as Link Command	Pending	Silicon Image, Inc.

App. No.	Patent No.	Jurisdiction	Title	Status	Record Owner
62/043,218		United States	Run Length Programmable Unified Built-In Self-Test (BIST) Scheme for Various High-Speed Serial IO Standards	Pending	Silicon Image, Inc.
14/559,523		United States	Determination of Physical Connectivity Status of Devices Based on Electrical Measurement	Pending	Silicon Image, Inc.
14/516,136		United States	Method and System for Improving Serial Port Memory Communication Latency and Reliability	Pending	Silicon Image, Inc.
62/061,630		United States	Secure Control Communication Between an Application Processor and a Transmitter	Pending	Silicon Image, Inc.
62/075,554		United States	Metadata Transfer for HDMI/MHL	Pending	Silicon Image, Inc.
14/570,817		United States	Mechanism for Facilitating Dynamic Phase Detection with High Jitter Tolerance for Images of Media Streams	Pending	Silicon Image, Inc.
14/589,889		United States	Displaying Multiple Videos on Sink Device Using Display Information of Source Device	Pending	Silicon Image, Inc.
14/589,925		United States	Lower Power Operations in a Wireless Tunneling Transceiver	Pending	Silicon Image, Inc.
14/591,845		United States	Simultaneous Transmission of Clock and Bidirectional Data Over a Communication Channel	Pending	Silicon Image, Inc.
14/449095	201500367 56	United States	Radio Frequency Interference Reduction In Multimedia Interfaces	Pending	Silicon Image, Inc.