

3/9/15

03/11/2015
103671543

FORM PTO-1595
(Rev. 08/05)
Office OMB No. 0651-0027 (exp. 06/30/2008)

U.S. DEPARTMENT OF COMMERCE
ET
United States Patent and Trademark

To the Director of the U.S. Patent and Trademark Office

Transmit this document to the recipient(s) or the new address(es) below.

1. Name of conveying party(ies):

Silicon Valley Bank
3003 Tasman Drive
Santa Clara, CA 95054

Additional name(s) of conveying party(ies) attached? Yes No

3. Nature of conveyance/Execution Date(s):

Execution Date: 09/15/2005

- Assignment
- Security Agreement
- Joint Research Agreement
- Government Interest Assignment
- Executive Order 9424, Confirmatory License
- Other: Release

- Merger
- Change of Name

2. Name of receiving party(ies):

Name: Ramtron International Corporation

Internal Address:

Street Address: 1850 Ramtron Drive

City: Colorado Springs

State: CO

Country: USA Zip: 80921

Additional name(s) & address(es) attached? Yes No

4. Application or patent number(s):

This document is being filed together with a new application.

A. Patent Application No.(s)

B. Patent No.(s)

5024964	4910708	5580814	5475248	5525528
5598366	4918654	5374578	5866926	5822237
5214300	4914627	5495117	5371699	5438023
5774392	5889428	5838605		
4873664	4893272	5338951	5381364	5578867
5969935				
4809225	4888733	5369296	5530668	5592410
5800683				
4853893	5005102	5523595	5572459	5815430
6008659				

Additional numbers attached? Yes No

5. Name and address of party to whom correspondence concerning document should be mailed:

Name: UCC Direct

Internal Address: Attn: 14080632

Street Address: 187 Wolf Road, Suite 101

City: Albany

State: NY

Zip: 12205

Phone Number: 1-800-342-3676 X 4065

Fax Number: 1-800-962-7049

Email Address: cls-udsa@albanys.wolterskluwer.com

6. Total number of applications and patents involved: 94

7. Total fee (37 CFR 1.21 (h) & 3.41) \$ 3,760.00

- Authorized to be charged by credit card
- Authorized to be charged to deposit account
- Enclosed
- None required (government interest not affecting title)

8. Payment Information

a. Credit Card Last 4 Numbers 0974
Expiration Date 3-17


b. Deposit Account Number

Authorized User Name

03/17/2015 KNGUYEN1 00000027 5024964

3760.00 00

9. Signature:


Signature
Joseph D Borgman
Name of Person Signing

3-9-15

Date

Total number of pages including cover sheet, attachments, and documents:

Ramtron International Corporation Additional Patent Numbers:

6141237	5985713	6185123
6495413	5864932	6856573
6650158	5902131	6358755
6661695	5956266	5852376
6275425	6560137	6211542
6455326	6174735	6287637
6597028	5920453	5986919
6894549	5880989	5978251
6853535	5854568	6249014
6661696	5969980	5890199
6362675	6190926	5818771
6492673	6027947	6263398
6423592	6080499	6252793
6728093	6028783	5995406
6459609	5892728	
6682772	6201726	
6376259	6203608	
6430093	6242299	
6717839	6613586	
6535446	5999461	
6445608	6150184	
6538914	6090443	

**RELEASE OF SECURITY AGREEMENT COVERING
INTERESTS IN PATENTS**

Silicon Valley Bank ("Secured Party"), hereby releases its security interest in the interests of **Ramtron International Corporation**. ("Assignor") in the patented works set forth in that certain **Intellectual Property Security Agreement** dated 09/15/2005, executed by Assignor in favor of Secured Party recorded with the United States Department of Commerce, Patent and Trademark Office on 10/17/2005, Reel 17105, Frame 174

Dated: 03/09/2015

SILICON VALLEY BANK

By: *Romil Randhawa*
Name: Romil Randhawa
Title: Senior Operations Manager

INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement is entered into as of September 15, 2005, by and between SILICON VALLEY BANK ("Bank") and RAMTRON INTERNATIONAL CORPORATION, a Delaware corporation ("Grantor").

RECITALS

A. Bank has agreed to make certain advances of money and to extend certain financial accommodation to Grantor (the "Loans") in the amounts and manner set forth in that certain Amended and Restated Loan and Security Agreement by and between Bank and Grantor dated as of the date hereof (as the same may be amended, modified or supplemented from time to time, the "Loan Agreement"; capitalized terms used herein are used as defined in the Loan Agreement). Bank is willing to make the Loans to Grantor, but only upon the condition, among others, that Grantor shall grant to Bank a security interest in certain Copyrights, Trademarks, Patents, and Mask Works to secure the obligations of Grantor under the Loan Agreement.

B. Pursuant to the terms of the Loan Agreement, Grantor has granted to Bank a security interest in all of Grantor's right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of its obligations under the Loan Agreement, Grantor hereby represents, warrants, covenants and agrees as follows:

AGREEMENT

To secure its obligations under the Loan Agreement, Grantor grants and pledges to Bank a security interest in all of Grantor's right, title and interest in, to and under its Intellectual Property Collateral (including without limitation those Copyrights, Patents, Trademarks and Mask Works listed on Schedules A, B, C, and D hereto), and including without limitation all proceeds thereof (such as, by way of example but not by way of limitation, license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements, all rights corresponding thereto throughout the world and all re-issues, divisions continuations, renewals, extensions and continuations-in-part thereof.

This security interest is granted in conjunction with the security interest granted to Bank under the Loan Agreement. The rights and remedies of Bank with respect to the security interest granted hereby are in addition to those set forth in the Loan Agreement and the other Loan Documents, and those which are now or hereafter available to Bank as a matter of law or equity. Each right, power and remedy of Bank provided for herein or in the Loan Agreement or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by Bank of any one or more of the rights, powers or remedies provided for in this Intellectual Property Security Agreement, the Loan Agreement or any of the other Loan

{00180692.DOC}

Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including Bank, of any or all other rights, powers or remedies.

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

RAMTRON INTERNATIONAL
CORPORATION

1850 Ramtron Drive
Colorado Springs, CO 80921

By: 

Eric A. Balzer

Title: CFO

BANK:

Address of Bank:

SILICON VALLEY BANK

4410 Arapahoe Ave., Suite 200
Boulder, CO 80303
Attn: Cindy Schatz

By: 

Title: Relationship Manager

EXHIBIT A

Copyrights

Description

Registration/
Application
Number

Registration/
Application
Date

{00180692.DOC}

EXHIBIT B

Patents

Description

Registration/
Application
Number

Registration/
Application
Date

{001 80692.DOC}

RAM No.	Tech.	Short Title	Patent No.	Issued	Expires	Inventor
RAM 240	FRAM	Monolithic F.E. Integrated Circuit	5,024,964	6/18/1991	6/18/2008	Rohrer
RAM 240 DIV 2	FRAM	Monolithic F.E.I.C. Structures	3,214,300	5/25/1993	5/25/2010	Rohrer
RAM 302	FRAM	Self Restoring FE Memory	4,873,664	10/10/1989	2/12/2007	Easton
RAM 303	FRAM	Shadow RAM	4,809,225	2/26/1989	7/2/2007	Gimmler
RAM 305	DRAM	Programmable Capacitance Divider	4,853,883	8/1/1989	7/2/2007	Easton
RAM 305 DIV1	DRAM	SRAM with Programmable	4,818,854	4/17/1990	7/2/2007	Easton
RAM 305 DIV2	DRAM	DRAM with Programmable	4,810,708	3/20/1990	7/2/2007	Easton
RAM 305 DIV3	DRAM	Memory Cell with Programmable	4,814,827	4/3/1990	7/2/2007	Easton
RAM 309	FRAM	Ferroelectric Retention	4,893,272	1/9/1990	4/23/2008	Easton
RAM 311/312	FRAM	ZT Cell and Read Method	4,886,733	12/19/1989	9/12/2008	Mobley
RAM 314	FRAM	Electro Structures	5,005,102	4/2/1991	6/20/2009	Larson
RAM 329 FWC	FRAM	Ozone Gas Processing	5,374,578	12/20/1994	12/20/2011	Patel/Sheidon
RAM 332 DIV	FRAM	Stacked FE Memory Cell	5,580,814	12/31/1996	8/10/2014	Larson
RAM 332 FWC 2	FRAM	Stacked FE Memory Cell	5,495,177	2/27/1996	5/27/2013	Larson
RAM 333	FRAM	Fabrication of High Dielectric	5,336,951	8/16/1994	11/6/2011	Argos
RAM 348 FWC	FRAM	Ferroelectric Memory Device	5,389,296	11/29/1994	5/12/2012	Kato
RAM 352 FWC	FRAM	Semiconductor Device	5,523,595	6/4/1996	6/4/2013	Takenaka
RAM 357 FWC	FRAM	Semiconductor Device	5,888,928	2/21/1998	2/22/2016	Takenaka
RAM 358 FWC 2	FRAM	Semiconductor Device	5,475,248	12/12/1995	12/13/2013	Takenaka
RAM 360	FRAM	Non-Volatile Ferroelectric Memory	5,371,699	12/6/1994	11/17/2012	Larson
RAM 365	FRAM	FE-Based RAM Sensing Scheme	5,381,364	1/10/1995	6/24/2013	Chem
RAM 370	FRAM	High Speed Ferroelectric Based	5,530,668	8/25/1996	4/12/2015	Chem
RAM 371	FRAM	Voltage Reference for FE T1/C	5,572,459	11/5/1996	8/16/2014	Wilson
RAM 371 DIV	FRAM	Voltage Reference for FE T1/C	5,822,237	10/13/1998	8/16/2014	Wilson
RAM 374	FRAM	Rejuvenation Anneal	5,525,528	6/11/1998	2/23/2014	Parino
RAM 379	FRAM	Passivation Method/Structure Using	5,438,023	8/11/1995	3/11/2014	Argos
RAM 379 DIV	FRAM	Passivation Method/Structure Using	5,579,867	11/28/1996	3/11/2014	Argos
RAM 384	FRAM	Circuit Method for Reducing	5,592,410	1/7/1997	4/10/2016	Verhaeghe
RAM 384 DIV	FRAM	Circuit Method for Reducing	5,815,430	9/28/1998	4/10/2016	Verhaeghe
RAM 386	FRAM	Low Loss, Regulated Charge Pump	5,688,428	3/30/1999	3/30/2016	Young, D.
RAM 387	FRAM	Ferroelectric Nonvolatile Random	5,588,368	1/23/1997	8/16/2015	Kraus
RAM 388	FRAM	Bootstrapping Circuit Utilizing	5,774,392	5/30/1998	3/28/2016	Kraus
RAM 396	FRAM	The Use of Calcium and Strontium	5,969,535	10/19/1999	3/15/2018	Kammerdiner
RAM 396 DIV	FRAM	The Use of Calcium and Strontium	5,800,883	9/1/1998	3/15/2018	Kammerdiner
RAM 397	FRAM	A Method of Measuring Retention	6,008,659	12/28/1999	3/15/2018	Traynor
RAM 398	FRAM	Iridium Oxide Local Interconnect	5,836,805	11/17/1998	3/20/2016	Bailey
RAM 398 DIV	FRAM	Method of Forming Iridium Oxide	5,985,713	11/16/1999	3/20/2016	Bailey
RAM 400	FRAM/DRAM	Yield Enhancement Technique	6,190,926	2/20/2001	2/20/2017	Mitra/Argos
RAM 405	FRAM	Low Voltage Bootstrapping Circuit	5,899,461	12/7/1999	6/7/2016	Verhaeghe
RAM 406	FRAM	Bandgap Reference Based	5,852,376	12/22/1998	6/23/2016	Kraus
RAM 407	FRAM	Data Processor In A FE Memory	5,890,189	3/30/1999	3/30/2016	Downs
RAM 407 CIP	FRAM	Partially or Completely	5,820,453	7/6/1998	8/20/2016	Evans
RAM 407CIP2	FRAM	Partially or Completely	5,884,932	2/2/1998	8/20/2016	Evans
RAM 407CIP2 DIV	FRAM	Method of Fabricating Partially	6,027,947	2/22/2000	10/11/2016	Evans
RAM 407CIP3	FRAM	Method of Fabricating Partially	6,160,164	11/21/2000	11/21/2016	Evans
RAM 409 (Hitachi)	DRAM	Completely Encapsulated TE	6,211,542	4/3/2001	4/3/2017	Eastop/Evans
RAM 414	FRAM	Semiconductor Memory Device	5,878,771	10/8/1998	9/30/2016	Yasu
RAM 415	FRAM	Sensing Methodology for a T1/C	5,880,989	3/9/1998	11/14/2017	Wilson
RAM 421	FRAM	Dual-Layer Metallization Method	5,902,131	5/11/1999	5/8/2017	Argos
RAM 421 CIP	FRAM	Multi-Layer Approach for Optimiz	6,080,499	6/27/2000	7/18/2017	Eastop
RAM 421 CIP2	FRAM	Multi-Layer Approach for Optimiz	6,090,443	7/18/2000	7/18/2017	Eastop
RAM 422	EDRAM/FRAM	Multi-Layer Approach for Optimiz	6,287,637	8/11/2001	8/11/2018	Chu/Fox/Eastop
RAM 424	FRAM	Integrated Circuit Memory Device	6,263,398	7/17/2001	7/17/2018	Ahwbis
RAM 433	FRAM	Voltage Boost Circuit and Operatio	5,854,568	12/29/1998	8/20/2017	Moscaluk
RAM 434	FRAM	Reference Cell for a T1/C	5,958,266	9/21/1999	11/14/2017	Wilson
RAM 434CON	FRAM	Memory Cell Config for a T1/C	6,028,783	2/22/2000	11/14/2017	Allen/Kraus
RAM 435	FRAM	Memory Cell Config for a T1/C	6,185,123	2/8/2001	2/8/2018	Allen/Kraus
RAM 435CON	FRAM	Reference Cell Configuration for a	5,888,919	11/16/1999	11/14/2017	Allen
RAM 436	FRAM	Reference Cell Configuration for a	6,252,733	8/26/2001	8/26/2018	Allen/Kraus
RAM 436CON	FRAM	Sense Amplifier Configuration for a	5,988,860	10/18/1999	11/14/2017	Allen
RAM 437	FRAM	Sense Amplifier Configuration for a	6,580,137	5/8/2003	5/25/2018	Allen
RAM 437CON	FRAM	Column Decoder Configuration for	5,882,728	4/5/1999	11/14/2017	Allen
RAM 438	FRAM	Column Decoder Configuration for	6,858,573	2/15/2005	2/15/2018	Allen/Wilson/Parkellis
RAM 440	FRAM	Plate Line Driver Circuit for	5,978,251	11/2/1999	11/14/2017	Kraus
RAM 442	FRAM	Plate Line Driver Circuit for	5,995,406	11/30/1999	11/14/2017	Kraus
RAM 444	FRAM	FE Thin Films and Solutions	6,203,808	3/20/2001	3/20/2018	Sury/DH/TD
RAM 444 DIV	FRAM	Method of Manufacturing FE Mem	6,174,735	1/18/2001	1/15/2019	Evans
RAM 444 DIV 2	FRAM	FE Memory Device Structure Usa	6,201,728	3/13/2001	10/23/2018	Evans
RAM 445	FRAM	FE Memory Device Structure Usa	6,358,785	3/19/2002	3/19/2019	Evans
RAM 446 DIV	FRAM	Hydrogen Barrier Encapsulation	6,249,014	6/18/2001	6/10/2018	Bailey
RAM 451	FRAM	Hydrogen Barrier Encapsulation	6,813,586	8/22/2003	8/22/2020	Bailey
RAM 458	FRAM	Barrier Layer to Protect a FE	6,242,299	6/5/2001	6/5/2019	Hickler
RAM 458 DIV	FRAM	FE Non-Volatile Latch Circuit	6,141,237	10/31/2000	10/31/2018	Ellison/Kraus
RAM 462	FRAM	Enhanced Process Capability for	6,455,326	8/24/2002	8/24/2017	Brian Eastop
RAM 467	FRAM/UVic	Nonvolatile Optal Latch & P-Type	6,383,876	3/28/2002	3/28/2019	Ahwbis
RAM 477	FRAM	High Temperature Deposition of	6,682,772	1/27/2004	1/27/2021	Fox
RAM 477	FRAM	Two Stage Low Voltage FF Boost	6,595,448	3/18/2003	6/28/2021	Moscaluk

RAM 478	FRAM	FE Voltage Boost Circuits	6,275,425	8/14/2001	11/18/2020	Elison
RAM 479	FRAM	Process and Structure for Masking	6,485,413	12/17/2002	12/17/2019	Sun, et al
RAM 480	FRAM	Capacitively Coupled FE Random	6,387,028	7/22/2003	7/22/2020	Glen Fox
RAM 482	FRAM	Charge Pump or Other Charge...	6,482,573	12/10/2002	12/10/2019	Glen Fox
RAM 483	FRAM	Method for Mfg a FE Mem Cell	6,376,259	4/23/2002	4/21/2021	Chu/Fox
RAM 485	FRAM	Ferroelectric Random Access	6,445,938	9/3/2002	9/10/2018	Schwartz/Alweiss
RAM 485 CON	FRAM	Ferroelectric Random Access	6,661,898	12/9/2003	12/8/2020	Schwartz/Alweiss
RAM 493	FRAM	Ferroelectric Non-Volatile Logic	6,650,158	11/18/2003	11/18/2020	Elison
RAM 493 DIV	FRAM	Ferroelectric Non-Volatile Logic	6,894,549	3/17/2005	5/17/2022	Elison
RAM 494	FRAM	PZT Layer as a Temporary Encap	6,423,592	7/23/2002	7/23/2019	Shan Sun
RAM 495	FRAM	CMOS Boosting Circuit Utilizing	6,430,093	8/6/2002	8/6/2019	Elison/Kreus
RAM 497	FRAM	FE Memory w/BR Plate Parallel	6,538,914	3/25/2003	3/25/2020	YB Chung
RAM 500	FRAM	Self Referencing 1T1C FE	6,459,009	10/1/2002	12/13/2018	Xiao Hong DU
RAM 501	FRAM	Capacitance Sensing Technique	6,661,895	12/9/2003	12/9/2020	Dawn Flech
RAM 502	FRAM	Method for Producing Crystal	6,853,535	2/8/2005	10/26/2022	Glen Fox/Tom D.
RAM 503	FRAM	Method for Producing Crystal	6,728,093	4/27/2004	4/27/2021	Glen Fox
RAM 507	FRAM	Bk-Lino Shielding Method for FE	6,717,838	4/9/2004	4/6/2021	Xiao Hong DU
Application:	Germany					
RAM 302 EPO	FRAM	Self Restoring Ferroelectric Memor	P3781171.8-08	8/17/1994	12/31/2008	Eaton
RAM 414 EPO (To be Abandoned)	FRAM	Sensing Method for a 1T1C FE	169811181.8-08	2/9/2003	10/6/2018	Wilson
RAM 414 EPO DIV (To be Aban.)	FRAM	Reference Cell for a 1T1C FE	1265251	2/9/2005		Wilson
Application:	Italy					
RAM 414 EPO DIV (To be Aban.)	FRAM	Reference Cell for a 1T1C FE	1265251	2/9/2005		
Application:	Japan					
RAM 302 JPN	FRAM	Self Restoring Ferroelectric Memor	2,674,775	5/30/1997	2/12/2008	Eaton
RAM 336 JPN	FRAM	Structure of High Dielectric	3,162,512	2/23/2001	2/23/2013	Argon
RAM 370 JPN (To be Abandoned)	FRAM	FE Memory Sensing Scheme	3,238,068	10/5/2001	4/12/2016	Wilson/Chen
RAM 371 JPN (To be Abandoned)	FRAM	Voltage Reference for a FE 1T1C	2,867,316	10/1/1999	10/1/2012	Meadows
RAM 415 JPN	FRAM	Dust-Level Metallization Method	2,962,475	8/6/1999	5/1/2018	Argon

EXHIBIT C

Trademarks

Description

Registration/
Application
Number

Registration/
Application
Date

{00180692.DOC}

EXHIBIT D

Mask Works

Description

Registration/
Application
Number

Registration/
Application
Date

{00180692.DOC}