# 503511781 10/06/2015 PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT3558407

SUBMISSION TYPE:		NEW ASSIGNMENT	NEW ASSIGNMENT	
NATURE OF CONVEYANCE:		ASSIGNMENT	ASSIGNMENT	
CONVEYING PARTY	DATA			
		Name	Execution Date	
CONTOUR SEMICON	NDUCTOR, IN	VC.	05/15/2015	
RECEIVING PARTY I	DATA			
Name:	HGST, IN	IC.		
Street Address:	3403 YEI	RBA BUENA ROAD		
City:				
State/Country:	CALIFOR	RNIA		
Postal Code:	95135			
PROPERTY NUMBEI	BS Total: 1			
Property Typ		Number	7	
Patent Number:		460384	-	
	EDATA			
using a fax number,	l be sent to t if provided;	he e-mail address first; if that is ur if that is unsuccessful, it will be se		
Fax Number: Correspondence wil using a fax number,	<i>I be sent to t</i> <i>if provided;</i> ct	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com,		
Fax Number: <i>Correspondence wil</i> <i>using a fax number,</i> Email:	<b>I be sent to t</b> <b>if provided;</b> ct ps	if that is unsuccessful, it will be se		
Fax Number: <i>Correspondence will using a fax number,</i> Email: Correspondent Name	<b>I be sent to t</b> if provided; ct p: e: S	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com		
Fax Number: <i>Correspondence will using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2:	<b>I be sent to t</b> if provided; ct p: e: S <sup>24</sup> S	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600		
Fax Number: <i>Correspondence will using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2:	<b>I be sent to t</b> if provided; ct p: e: S <sup>24</sup> S	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA		
Fax Number: <i>Correspondence will using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2: Address Line 4:	I be sent to t if provided; ct ps e: S 24 S H	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600		
Fax Number: <i>Correspondence will using a fax number,</i> Email: Correspondent Nam Address Line 1: Address Line 2: Address Line 4:	I be sent to t if provided; ct ps e: S <sup>22</sup> S H NUMBER:	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600 OUSTON, TEXAS 77046		
Fax Number: <i>Correspondence will</i> <i>using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2: Address Line 4: ATTORNEY DOCKET	I be sent to t if provided; ct ps e: S <sup>22</sup> S H NUMBER:	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600 OUSTON, TEXAS 77046 HGST/0021US		
Fax Number: <i>Correspondence will</i> <i>using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2: Address Line 4: TTORNEY DOCKET IAME OF SUBMITTER	l be sent to t if provided; ct ps e: S <sup>22</sup> S H NUMBER:	<i>if that is unsuccessful, it will be se</i> homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600 OUSTON, TEXAS 77046 HGST/0021US STEVEN H. VERSTEEG		
Fax Number: <i>Correspondence will</i> <i>using a fax number,</i> Email: Correspondent Name Address Line 1: Address Line 2: Address Line 4: ATTORNEY DOCKET IAME OF SUBMITTER SIGNATURE: DATE SIGNED:	l be sent to t if provided; ct ps e: S <sup>22</sup> S H NUMBER:	if that is unsuccessful, it will be se homas@pattersonsheridan.com, sdocketing@pattersonsheridan.com TEVEN H. VERSTEEG 4 GREENWAY PLAZA UITE 1600 OUSTON, TEXAS 77046 HGST/0021US STEVEN H. VERSTEEG /Steven H. VerSteeg/		
Fax Number: Correspondence will using a fax number, Email: Correspondent Name Address Line 1: Address Line 2: Address Line 2: Address Line 4: TTORNEY DOCKET IAME OF SUBMITTER GIGNATURE: DATE SIGNED: otal Attachments: 8	l be sent to t if provided; ct ps e: S <sup>24</sup> S H NUMBER: R:	if that is unsuccessful, it will be second s		
Fax Number: Correspondence will using a fax number, Email: Correspondent Name Address Line 1: Address Line 2: Address Line 2: Address Line 4: ATTORNEY DOCKET NAME OF SUBMITTER SIGNATURE: DATE SIGNED: Total Attachments: 8 source=Project Lion - F	l be sent to t if provided; ct ps e: S 24 S H NUMBER: R: Patent Assign Patent Assign	if that is unsuccessful, it will be second solution of the second state of the second		
Fax Number: Correspondence will using a fax number, Email: Correspondent Name Address Line 1: Address Line 2: Address Line 2: Address Line 4: ATTORNEY DOCKET NAME OF SUBMITTER SIGNATURE: DATE SIGNED: Total Attachments: 8 source=Project Lion - F source=Project Lion - F	l be sent to t if provided; ct ps e: S 24 S H NUMBER: R: Patent Assign Patent Assign Patent Assign	if that is unsuccessful, it will be second solution of the second state of the second		
Fax Number: Correspondence will using a fax number, Email: Correspondent Name Address Line 1: Address Line 2: Address Line 2: Address Line 4: ATTORNEY DOCKET NAME OF SUBMITTER SIGNATURE: DATE SIGNED: Total Attachments: 8 source=Project Lion - F	l be sent to t if provided; ct ps e: S 24 S H NUMBER: R: Patent Assign Patent Assign Patent Assign Patent Assign	if that is unsuccessful, it will be second solution of the second state of the second		

source=Project Lion - Patent Assignment#page6.tif source=Project Lion - Patent Assignment#page7.tif source=Project Lion - Patent Assignment#page8.tif

### PATENT AND PATENT APPLICATION ASSIGNMENT

This PATENT AND PATENT APPLICATION ASSIGNMENT (this "<u>Assignment</u>") is entered into as of May 15, 2015 by and between Contour Semiconductor, Inc., a Delaware corporation ("<u>Assignor</u>"), and HGST, Inc., a Delaware corporation ("<u>Assignee</u>"). Capitalized terms not defined herein shall have the meanings ascribed to such terms in the Purchase Agreement (as defined below).

WHEREAS, Assignor entered into that certain Asset Purchase Agreement, dated as of May 15, 2015, with Buyer (the "Purchase Agreement"); and

WHEREAS, pursuant to the terms and conditions set forth in the Purchase Agreement, effective as of the date hereof, Assignor has agreed to sell, transfer, convey, assign and deliver to Assignee, and Assignee has agreed to purchase from Assignor, the Patent Assets;

NOW, THEREFORE, in consideration of the mutual covenants and agreements set forth in this Assignment and the Purchase Agreement and for other good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the parties do hereby agree as follows:

#### 1. <u>Assignment of Patent Assets</u>.

a. Assignor hereby sells, assigns, transfers and sets over to Assignee, Assignor's entire right, title and interest for all countries in and to: (i) all of the Patent Assets, including each of the Patents in the Intellectual Property Assets and all Patent Family Rights therein, further including, but not limited to those patents and patent applications listed on <u>Schedule 1</u> of this Assignment; (ii) all rights to sue and recover for, and all rights to, profits or damages due or accrued arising out of or in connection with any and all past, present, or future infringements of any or all of the Patent Assets or any Patents arising therefrom.

b. Assignor authorizes and requests the respective worldwide Patent, Letters Patent and Industrial Property Offices to issue to the Assignee, its successors, assigns and legal representatives, in accordance with this Assignment, any and all Patents, letters patent or industrial property on the inventions or any of them disclosed in any of the Patent Assets.

c. Assignor authorizes and agrees that the Assignee may apply for and receive Patents, letters patents, industrial property or rights of any other kind for the inventions disclosed in any of the Patent Assets; and may claim, in applications for said patents, letters patent, industrial property or other rights, the priority of the Patent Assets under the provisions of the International Convention of 1883 and later modifications thereof, under the Patent Cooperation Treaty, under the European Patent Convention or under any other available international agreement.

2. <u>Interpretation</u>. This Assignment is intended only to document and effectuate the sale, assignment, conveyance and transfer of the Patent Assets to Assignee, and the Purchase Agreement is the exclusive source of the agreement and understanding between Assignor and Assignee with respect to the Patent Assets. Nothing contained in this Assignment modifies or alters the representations, warranties, covenants and obligations contained in the Purchase Agreement.

3. <u>Rights under Purchase Agreement; Conflicts.</u> Each of Assignor and Assignee, by their execution of this Assignment, hereby acknowledge that the rights and remedies of each party under the Purchase Agreement will not be deemed to be enlarged, modified or altered in any way by such execution of this Assignment. To the extent the terms and provisions of this Assignment conflict with the Purchase Agreement, the terms of the Purchase Agreement shall govern.

4. <u>Binding Effect</u>. This Assignment shall be binding upon and inure to the benefit of and be enforceable by the successors and assigns of the parties hereto.

5. <u>Governing Law</u>. Except to the extent that federal law preempts state law with respect to the matters covered hereby, this Assignment shall be governed by and construed in accordance with the internal laws of the State of California, without giving effect to any principles of conflicts of law.

6. <u>Counterparts</u>. This Assignment may be executed in any number of counterparts, each of which will be deemed an original, but all of which together will constitute one and the same instrument. A signed copy of this Assignment delivered by facsimile, e-mail or other means of electronic transmission shall be deemed to have the same legal effect as delivery of an original signed copy of this Assignment.

[remainder of page intentionally left blank]

IN WITNESS WHEREOF, the parties hereto have caused this Assignment to be duly executed as of May 15, 2015.

#### ASSIGNOR:

#### CONTOUR SEMICONDUCTOR, INC.

Βv Name: Saul Zales

Title: Chief Executive Officer

STATE of California The Commonwealth of Massachusetts County of <u>secone</u> 88.1 On this 13<sup>th</sup> day of May, 2015, before me, <u>M-D/baj motor</u> performally appeared Saul Zales , <u>CEO</u> of Contour Semiconductor, Inc., personally known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument and acknowledged to me that he executed the same in his authorized capacity and that by his signature on the instrument the person, or the entity upon behalf of which the person acted, executed the instrument.

Witness my hand and official seal.

Notary Public



[Additional Signature Page Follows]

[Patent Assignment]

ASSIGNEE:

HGST, Inc.

By <u>Alex Harre</u> Name: Chelse Foreac Title: Vo and NGRT Concert Consel

[Patent Assignment]

## SCHEDULE 1

## **ISSUED PATENTS**

Patent No.	Issue Date	<u>Title</u>
1185672019	9/30/1997	Dual-addressed rectifier
U\$5673218	9/30/1997	storage device
US5889694	3/30/1999	Dual-addressed rectifier
033889094	3/30/1999	storage device
U\$6586327	7/1/2003	Fabrication of
030380327		semiconductor devices
		Device and method for
US6598164	7/22/2003	reducing piracy of
		digitized information
U\$6956757	10/18/2005	Low cost high density
030930737	10/10/2005	rectifier matrix memory
US7149934	12/12/2006	Error correcting memory
037149934	12/12/2000	access means and method
US7183206	2/27/2007	Fabrication of
037183200	2/2//2007	semiconductor devices
US7376008	5/20/2008	Scr matrix storage device
US7460384	12/2/2008	Low cost high density
037400384	12/2/2008	rectifier matrix memory
US7507663	2/24/2000	Fabrication of
0\$7507665	3/24/2009	semiconductor devices
1157549454	6/16/2000	Memory array with readout
US7548454	6/16/2009	isolation
1107549452	6/16/2009	Memory array with readout
US7548453		isolation
1187502256	9/22/2009	Memory array with readout
US7593256		isolation
1187502246	US7593246 9/22/2009	Low cost high density
057595246		rectifier matrix memory
US7652916	1/26/2010	Scr matrix storage device
	2/23/2010	Nano-vacuum-tubes and
US7667996		their application in storage
		devices
	3/23/2010	Topography transfer
US7682981		method with aspect ratio
		scaling
LISDE41722	9/21/2010	Dual-addressed rectifier
USRE41733		storage device
1107010157	10/12/2010	Non-linear conductor
US7813157		memory
116702(244	11/2/2010	Low cost high density
US7826244	11/2/2010	rectifier matrix memory

US7916530	3/29/2011	Scr matrix storage device
USRE42310	4/26/2011	Dual-addressed rectifier storage device
US7933133	4/26/2011	Low cost, high-density rectifier matrix memory
US8000129	8/16/2011	Field-emitter-based memory array with phase- change storage devices
US8035416	10/11/2011	Bipolar-mos driver circuit
US8108735	1/31/2012	Error correcting memory access means and method
US8116109	2/14/2012	Low-cost high-density rectifier matrix memory
U\$8325556	12/4/2012	Sequencing decoder circuit
US8325557	12/4/2012	Methods and apparatus for disabling a memory-array portion
US8351238	1/8/2013	Low-complexity electronic circuits and methods of forming the same
US8358526	1/22/2013	Diagonal connection storage array
US8358525	1/22/2013	Low cost high density rectifier matrix memory
US8378456	2/19/2013	Unified switch array for memory devices
US8451024	5/28/2013	Bipolar-mos driver circuit
US8455298	6/4/2013	Method for forming self- aligned phase-change semiconductor diode memory
US8526217	9/3/2013	Low-complexity electronic circuit and methods of forming the same
US8537618	9/17/2013	Ram memory device with nand type interface
US8635426	1/21/2014	Diagonally accessed memory array circuit
US8766227	7/1/2014	Pinched center resistive change memory cell
US8773881	7/8/2014	Vertical switch three- dimensional memory array
US8786023	7/22/2014	Embedded non-volatile memory
US8934293	1/13/2015	Means and method for operating a resistive array
US8980532	3/17/2015	Solid state devices having fine pitch structures

US9007801	4/14/2015	Bipolar-MOS Memory Circuit
ZL01819463X	11/19/2008	Fabrication of
		Semiconductor Devices

## PENDING PATENT APPLICATIONS

U.S. Application Serial No.	<b>Filing Date</b>	Title
		Multiple sector parallel
13/200909	10/4/2011	access memory array with
		error correction
14/282444	5/20/2014	Vertical switch three-
14/202444	5/20/2014	dimensional memory array
14/283714	5/21/2014	Pinched center resistive
17/203717	572172014	change memory cell
14/306801	6/17/2014	Embedded non-volatile
14/500001	0/1//2014	memory
		Current steering element
13/385371	2/15/2012	formation for memory
		arrays
14/628925	2/23/2015	Bipolar-MOS Memory
11/020725	2,23,2015	Circuit
14/576909	12/19/2014	Operating a Resistive
111370707	12/17/2011	Array
		Multiple Bit Per Cell Dual-
14/561679	12/5/2014	Alloy GST Memory
		Elements
62/006957	6/3/2014	4F2 SCR Memory Device
62/014868	6/20/2014	Variable Selectivity
	0.20.2011	Silicon Growth Process
62/022941	7/10/2014	NMOS Regulated Voltage
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Reference
		Incremental Error
62/026657	7/20/2014	Detection and Correction
		for Memories
62/041306	8/25/2014	3-D Planes Memory
		Device
62/086359	12/2/2014	Deposition Method for
		Planar Surfaces
		Method for Forming PCM
62/108643		and RRAM 3-D Memory
		Cells
14/616128	2/6/2015	Solid State Devices Having
		Fine Pitch Structures
		Controlling Coupling in
14/635532	3/2/2014	Large Cross-Point Memory
		Arrays

62/022289	7/9/2014	Self-Aligned Memory Cell Contact
-----------	----------	-------------------------------------