

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT3627623

SUBMISSION TYPE:	NEW ASSIGNMENT	
NATURE OF CONVEYANCE:	ASSIGNMENT	
CONVEYING PARTY DATA		
	Name	Execution Date
	SUVOLTA, INC.	02/27/2015
RECEIVING PARTY DATA		
Name:	MIE FUJITSU SEMICONDUCTOR LIMITED	
Street Address:	2000 MIZONO, TADO-CHO	
City:	KUWANA, MIE	
State/Country:	JAPAN	
Postal Code:	511-0118	
PROPERTY NUMBERS Total: 1		
	Property Type	Number
	Application Number:	14799715
CORRESPONDENCE DATA		
Fax Number:	(214)661-4688	
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>		
Email:	elody.tignor@bakerbotts.com	
Correspondent Name:	BRADLEY P. WILLIAMS	
Address Line 1:	2001 ROSS AVENUE SUITE 600	
Address Line 2:	BAKER BOTTS LLP	
Address Line 4:	DALLAS, TEXAS 75201	
ATTORNEY DOCKET NUMBER:	083852.0343	
NAME OF SUBMITTER:	ELODY TIGNOR	
SIGNATURE:	/Elody Tignor/	
DATE SIGNED:	11/23/2015	
Total Attachments: 17 source=0343Assignment#page1.tif source=0343Assignment#page2.tif source=0343Assignment#page3.tif source=0343Assignment#page4.tif source=0343Assignment#page5.tif source=0343Assignment#page6.tif		

source=0343Assignment#page7.tif
source=0343Assignment#page8.tif
source=0343Assignment#page9.tif
source=0343Assignment#page10.tif
source=0343Assignment#page11.tif
source=0343Assignment#page12.tif
source=0343Assignment#page13.tif
source=0343Assignment#page14.tif
source=0343Assignment#page15.tif
source=0343Assignment#page16.tif
source=0343Assignment#page17.tif

EXHIBIT B

FORM OF PATENT ASSIGNMENT

PATENT ASSIGNMENT

This PATENT ASSIGNMENT ("Assignment") is made as of 2/27, 2015, to effectuate an assignment of certain patent assets from SuVolta, Inc., a Delaware corporation having a principal address at 130 D Knowles Drive, Los Gatos, CA 95032, USA ("Assignor") to MIE FUJITSU SEMICONDUCTOR LIMITED, a Japanese corporation having its principal place of business at 2000 Mizono, Tado-cho, Kuwana, Mie 511-0118, Japan ("Assignee").

WHEREAS, Assignor is the owner of the patents and patent applications (the "Assigned Patents") stated in Exhibit A attached to the Agreement.


WHEREAS, Assignor and Assignee have entered into an IPR PURCHASE AGREEMENT ("Agreement") dated 2/27/2015, pursuant to which Assignor has agreed, *inter alia*, to grant and assign all of Assignor's right, title and interest in and to the Assigned Patents to Assignee, and Assignee desires to acquire the entire right, title and interest in and to the Assigned Patents.

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, Assignor and Assignee agree as follows.

1. Assignor hereby irrevocably sells, transfers, conveys and assigns unto Assignee, its successors and assigns, Assignor's entire right, title and interest in and to the Assigned Patents and any continuations, divisions, reissues, or extensions of the Assigned Patents.
2. Assignor hereby authorizes the United States Patent and Trademark Office and foreign patent and trademark offices to issue any patents from patent applications of the Assigned Patents, with the right, title and interest to be held by Assignee, Assignee's successors and assigns.

Agreed.

Assignor
SuVolta, Inc.


By: 

Name: Naomi Obinata

Title: Legal Counsel, SuVolta

Date: 3/3/2015

Assignee
Mie Fujitsu Semiconductor Limited

By: 

Name: Hayayoshi Yagi

Title: President and Representative Director

Date: 2/27/2015

CALIFORNIA ALL-PURPOSE ACKNOWLEDGMENT

CIVIL CODE § 1189

A notary public or other officer completing this certificate verifies only the identity of the individual who signed the document to which this certificate is attached, and not the truthfulness, accuracy, or validity of that document.

State of California)
 County of Santa Clara)
 On 03/03/2015 before me, DAVID JOSEPH BOUSQUET, NOTARY PUBLIC,
 Date Here Insert Name and Title of the Officer
 personally appeared Naomi Obinata,
 Name(s) of Signer(s)

who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) is/are subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed the instrument.

I certify under PENALTY OF PERJURY under the laws of the State of California that the foregoing paragraph is true and correct.

WITNESS my hand and official seal.



Signature

Signature of Notary Public

Place Notary Seal Above

OPTIONAL

Though this section is optional, completing this information can deter alteration of the document or fraudulent reattachment of this form to an unintended document.

Description of Attached Document

Title or Type of Document: _____ Document Date: _____
 Number of Pages: _____ Signer(s) Other Than Named Above: _____

Capacity(ies) Claimed by Signer(s)

Signer's Name: Naomi Obinata
☐ Corporate Officer — Title(s): _____
☐ Partner — ☐ Limited ☐ General
☐ Individual ☐ Attorney in Fact
☐ Trustee ☐ Guardian or Conservator
☒ Other: Assignor
 Signer is Representing: _____

Signer's Name: _____
☐ Corporate Officer — Title(s): _____
☐ Partner — ☐ Limited ☐ General
☐ Individual ☐ Attorney in Fact
☐ Trustee ☐ Guardian or Conservator
☐ Other: _____
 Signer is Representing: _____

EXHIBIT A PATENT ASSETS

SuVolta patent assets – U.S.

SuVolta confidential						
#	SuVolta Patent No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
1	10-001 US	Electronic Devices and Systems, and Methods for Making and Using the Same	Issued	02-18-2010 12708,497	09-25-2012 8,273,617	3.6 yr. maintenance fee due 2015
2	10-001 CON1	Electronic Devices and Systems, and Methods for Making and Using the Same	Issued	07-19-2012 13,653,603	04-24-2013 8,641,824	3.5 yr. maintenance fee due 2017
3	10-001 CON2	Electronic Devices and Systems, and Methods for Making and Using the Same	Issued	09-14-2012 13,615,053	12-10-2013 8,604,627	3.5 yr. maintenance fee due 2017
4	10-001 CON3	Electronic Devices and Systems, and Methods for Making and Using the Same	Issued	09-14-2012 13,615,059	12-10-2013 8,604,535	3.5 yr. maintenance fee due 2017
5	10-001 CON31	Electronic Devices and Systems, and Methods for Making and Using the Same	Issued	11-16-2013 14,083,931	08-26-2014 8,976,128	3.5 yr. maintenance fee due 2016
6	10-002 US	Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof	Issued	12-17-2010 12,971,864	09-10-2013 8,510,206	3.5 yr. maintenance fee due 2017
7	10-002 CON1	Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof	Filed	05-19-2013 13,669,336		
8	10-003 US	Transistor with Threshold Voltage Set Noise and Method of Fabrication Thereof	Issued	02-17-2010 12,971,956	06-24-2014 8,769,072	3.5 yr. maintenance fee due 2017
9	10-003 DIV1	Transistor with Threshold Voltage Set Noise and Method of Fabrication Thereof	Filed	05-08-2014 14,296,827		
10	10-024 DIV1	Process for Manufacturing an Improved Analog Transistor	Issued	07-20-2012 13,663,902	06-10-2014 8,748,270	3.5 yr. maintenance fee due 2017
11	10-024 DIV2	Analog Transistor	Filed	05-08-2014 14,273,336		Office action response to be filed by SuVolta 2/23/16
12	10-005 US	Semiconductor Structure and Method of Fabrication Thereof with Mixed Metal Type	Issued	12-03-2010 12,960,266	10-23-2013 8,669,128	3.5 yr. maintenance fee due 2017
13	10-005 CON1	Semiconductor Structure and Method of Fabrication Thereof with Mixed Metal Type	Filed	10-04-2013 14,046,234		Office action response due 6/4/16 (indication of allowable claim)
14	10-007 US	Semiconductor Structure with Improved Channel Stack and Method of Fabrication Thereof	Issued	03-03-2011 13,036,956	09-03-2013 8,525,271	3.6 yr. maintenance fee due 2017

#	SuVetta Docket No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
16	10-007 CON1	Semiconductor Structure with Improved Channel Gask and Method for Fabrication Thereof	Filed	07-31-2013 13055,787		
16	10-009 UO	Source/Drain Extension Control for Advanced Transistors	Issued	12-03-2010 12910,289	03-26-2013 8,404,351	3.5 yr. maintenance fee due 2016
17	10-009 CON1	Source/Drain Extension Control for Advanced Transistors	Issued	02-19-2013 13710,313	10-22-2013 8,583,364	3.5 yr. maintenance fee due 2017
18	10-009 CON2	Source/Drain Extension Control for Advanced Transistors	Issued	05-18-2013 14030,471	04-01-2014 8,685,511	3.5 yr. maintenance fee due 2017
19	10-009 CON3	Source/Drain Extension Control for Advanced Transistors	Allowed	02-24-2014 14165,453		Issue fee to be paid by SuVetta on 3/2/15
20	DSM-0010 CON2	Circuit Configurations Having Four Terminal Devices	Issued	09-23-2010 12881,649	07-26-2011 7,986,167	3.5 yr. maintenance fee paid 2016
21	10-011 UO	Method for Minimizing Defects in a Semiconductor Substrate due to Ion Implantation	Issued	09-30-2010 12855,857	02-19-2013 8,377,407	3.5 yr. maintenance fee due 2016
22	10-012 UO	Method for Reducing Punch-Through in a Transistor Device	Issued	09-30-2010 12855,856	02-19-2013 8,377,763	3.5 yr. maintenance fee due 2016
23	10-013 UO	Method for Minimizing Defects in a Semiconductor Substrate due to Ion Implantation	Issued	09-30-2010 12855,730	02-14-2014 8,559,616	3.5 yr. maintenance fee due 2016
24	10-014 UO	Advanced Transistors with Punch-Through Suppression	Issued	09-30-2010 12856,913	04-16-2013 8,421,162	3.5 yr. maintenance fee due 2016
25	10-014 DIV1	Advanced Transistors with Punch-Through Suppression	Filed	02-24-2014 14165,216		
26	10-015 UO	Advanced Transistors with Threshold Voltage Set Dopant Structures	Filed	09-30-2010 12855,765		Office action response due 3/1/15 (SuVetta will respond)
27	11-021 UO	Digital Circuits having Improved Transistors, and Methods Thereof	Issued	02-18-2011 13035,932	05-14-2013 8,451,875	3.5 yr. maintenance fee due 2016
28	11-021 CON1	Digital Circuits having Improved Transistors, and Methods Thereof	Filed	09-10-2013 13591,929		
29	11-024 UO	Analog Circuits having Improved Transistors, and Methods Thereof	Issued	03-24-2011 13071,369	03-19-2013 8,400,219	3.5 yr. maintenance fee due 2016

#	SuVetta Docket No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
30	11-024 CON1	Analog Circuits having Improved Transistors, and Methods Thereof	Issued	02-19-2013 13710,482	09-30-2014 8,847,644	3.5 yr. maintenance fee due 2016
31	11-024 CON2	Analog Circuits having Improved Transistors, and Methods Thereof	Filed	09-29-2014 14600,235		
32	11-025 UO	Circuit Circuits and Methods having Adjustable Transistor Body Bias	Allowed	06-23-2011 13167,625		Notice of allowance received (SuVetta will pay issue fee)
33	11-028 UO	Electronic Device with Controlled Threshold Voltage	Issued	07-26-2012 13659,554	06-10-2014 8,745,956	3.5 yr. maintenance fee due 2017
34	11-028 CON1	Electronic Device with Controlled Threshold Voltage	Issued	06-30-2014 14292,806	09-23-2014 8,953,249	3.5 yr. maintenance fee due 2018
35	11-032 UO	Porting a Circuit Design from a First Semiconductor Process to a Second Semiconductor Process	Issued	08-29-2012 13692,122	03-04-2014 8,545,670	3.5 yr. maintenance fee due 2017
36	11-032 CON1	Porting a Circuit Design from a First Semiconductor Process to a Second Semiconductor Process	Issued	02-04-2014 14171,124	08-12-2014 8,855,355	3.5 yr. maintenance fee due 2018
37	11-032 CON2	Porting a Circuit Design from a First Semiconductor Process to a Second Semiconductor Process	Filed	07-24-2014 14030,793		
38	11-033 UO	Tipless Transistors, Short-Tip Transistors, and Methods and Circuits Thereof	Issued	12-05-2012 13708,933	11-25-14 8,595,327	3.5 yr. maintenance fee due 2018
	11-033 DIV1	Tipless Transistors, Short-Tip Transistors, and Methods and Circuits Thereof	Filed	11-05-2014 14033,414		
39	11-034 UO	Transistor with Reduced Scattered Dopants	Filed	05-11-2012 13450,593		Office action response due 4/1/16 (SuVetta to respond early March)
40	11-035 UO	Integrated Circuit Devices and Methods	Issued	05-14-2012 13474,369	08-19-2014 8,811,268	3.5 yr. maintenance fee due 2018
41	11-035 CON1	Integrated Circuit Devices and Methods	Filed	08-09-2014 14455,892		
42	11-036 UO	Epitaxial Channel Transistors and Die with Diffusion Doped Channels	Filed	05-11-2012 13469,201		
43	11-038 UO1	Transistor having Reduced Junction Leakage and Methods of Forming Thereof	Issued	12-21-2012 13725,182	11-11-14 8,853,600	3.5 yr. maintenance fee due 2018
44	11-039 DIV1	High Uniformity Screen and Epitaxial Layers for CMOS Devices	Filed	11-06-2014 14534,595		

#	SiVvolla DocRef No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
45	11-087 US	Analog Circuits having Improved Insulated Gate Transistors, and Methods Thereof	Filed	10-05-2012 13/816,505		[RCE to be filed week of 2/23/15 (SiVvolla will pay)]
46	11-038A US	Monitoring and Measurement of Thin Film Layers	Issued	05-11-2012 13/469,894	08-06-2014 6,755,848	3.5 yr. maintenance fee due 2018
47	11-038A CON1	Monitoring and Measurement of Thin Film Layers	Filed	05-11-2014 14/001,812		
48	11-019 US	Semiconductor Structure with Substitutional Boron and Method for Fabrication Thereof	Allowed	05-11-2012 13/469,249		Issue fee to be paid 3/2/2015 (SiVvolla will pay)
49	11-040 US	Reducing or Eliminating Pre-Amorphization in Transistor Manufacture	Issued	05-10-2012 13/473,403	10-29-2013 6,669,165	3.5 yr. maintenance fee due 2017
50	11-040 CON1	Reducing or Eliminating Pre-Amorphization in Transistor Manufacture	Issued	10-04-2013 14/046,147	04-20-16 6,937,905	3.5 yr. maintenance fee due 2018
	11-040 CON2	Reducing or Eliminating Pre-Amorphization in Transistor Manufacture	Filed	01-20-2015		
51	11-041 US	CMOS Gate Stack Structures and Processes	Issued	05-08-2012 13/469,824	05-27-2014 6,736,687	3.5 yr. maintenance fee due 2017
52	11-041 CON1	CMOS Gate Stack Structures and Processes	Filed	04-30-2014 14/055,115		
53	11-042 US	Body Bias Circuits and Methods	Issued	11-02-2012 13/059,083	02-26-2014 6,046,754	3.5 yr. maintenance fee due 2018
54	11-042 DIV1	Body Bias Circuits and Methods	Filed	08-19-2014 14/063,359		
55	11-043 US	Semiconductor Devices having Fin Structures and Fabrication Methods Thereof	Allowed	02-05-2014 14/173,570		Issue fee due 4/5/16
56	11-044 US	Circuits and Methods for Measuring Circuit Elements in an Integrated Circuit Device	Issued	12-23-2011 13/036,134	12-08-2013 6,699,623	3.5 yr. maintenance fee due 2017
57	11-044 CON1	Circuits and Methods for Measuring Circuit Elements in an Integrated Circuit Device	Issued	11-05-2013 14/072,761	09-16-2014 6,837,230	3.5 yr. maintenance fee due 2017
58	11-044 CON2	Circuits and Methods for Measuring Circuit Elements in an Integrated Circuit Device	Filed	09-18-2014 14/087,053		

#	SiVvolla DocRef No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
59	11-045 US	Deeply Depleted MOS Transistors having a Sacrificial Layer and Methods Thereof	Filed	09-09-2013 14/019,197		
60	11-045 US	Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion from a Doped Underlayer	Issued	04-30-2012 13/459,974	04-14-2014 6,529,016	3.5 yr. maintenance fee due 2017
61	11-045 CON1	Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion from a Doped Underlayer	Issued	09-24-2012 13/924,149	02-18-2014 6,663,604	3.5 yr. maintenance fee due 2017
62	11-045 CON2	Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion from a Doped Underlayer	Issued	02-14-2014 14/100,818	09-16-2014 6,916,337	3.5 yr. maintenance fee due 2018
	11-045 CON3	Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion from a Doped Underlayer	Filed	12-18-2014		
63	11-050 US	CMOS Structures and Processes Based on Selective Thinning	Issued	08-27-2012 13/091,767	12-24-2013 6,614,128	3.5 yr. maintenance fee due 2017
64	11-050 CON1	CMOS Structures and Processes Based on Selective Thinning	Filed	12-18-2013 14/191,691		Abandoned
	11-050 DIV	CMOS Structures and Processes Based on Selective Thinning	Filed	12-18-2014		
65	11-051 US	Tools and Methods for Yield-Aware Semiconductor Manufacturing Process Target Generation	Issued	09-17-2012 13/621,695	04-29-2014 6,713,511	3.5 yr. maintenance fee due 2017
66	11-051 CON1	Tools and Methods for Yield-Aware Semiconductor Manufacturing Process Target Generation	Filed	04-28-2014 14/263,849		
67	11-052 US	Integrated Circuits having a Plurality of High-K Metal Gate FETs with Various Combinations of Channel Formation Structure and Gate Stack Structure and Methods of Making Same	Filed	01-31-2013 13/658,897		Waiting to hear from patent office
68	11-054 US	Uncooped Channel Transistor with Parameters Matched to a Doped Channel Transistor	Filed	05-03-2013 13/867,142		Waiting to hear from patent office
69	11-055 US	Integrated Circuits having a Plurality of Metal Gate FETs with Precise Self Work Function through Combinations of Channel Structure and Metal Gate Layering	Filed	11-15-2012 13/677,767		Office action response due 3/15/15 (SiVvolla will respond)
70	11-056 US	Memory Circuits and Methods of Making and Designing the Same	Issued	12-14-2012 13/716,080	03-26-2014 6,819,603	3.5 yr. maintenance fee due 2018
71	11-056 CON1	Memory Circuits and Methods of Making and Designing the Same	Filed	06-16-2014 14/280,318		

#	SuVolla Docket No.	Title	Status	Filing Data Serial No.	Issued Date Patent No.	Notes
72	11-055 DIV1	Memory Circuits and Methods of Making and Designing the same	Filed	08-19-2011 16161,442		
73	12-057 US	Method for Substrate Preservation During Transistor Fabrication	Issued	08-29-2012 13902,994	07-15-2014 6,776,766	3.5 yr. maintenance fee due 2018
74	12-058 US	Process for Manufacture of Integrated Circuits with Different Channel Doping Transistor Architectures and Devices Therefrom	Issued	01-23-2013 13748,418	11-04-2014 6,877,619	3.5 yr. maintenance fee due 2018
75	12-059 US	Circuits and Devices for Generating Bi-Directional Body Bias Voltages, and Methods Therefor	Allowed	01-22-2013 13747,355		Issue fee paid, expect issue notification approx. 3/1
76	12-060 US	Method for Fabricating Multiple Transistor Devices on a Substrate with Varying Threshold Voltages	Filed	02-28-2012 13407,527		Office action response due 3/29/15 (SuVolla will respond)
77	12-062 US	Semiconductor Structure with Multiple Transistors having Various Threshold Voltages and Method of Fabrication Thereof	Filed	05-25-2013 13925,655		Waiting to hear from patent office
78	12-063 US	Semiconductor Devices with Dopant Migration Suppression and Method of Fabrication Thereof	Filed	09-18-2012 13622,794		Office action response due 3/24/15 (SuVolla will respond)
79	12-064A	SRAM Cell Layout Structure and Devices Therefrom	Issued	02-28-2013 13776,912	10-14-2014 6,853,054	3.5 yr. maintenance fee due 2018
80	12-064A DIV1	SRAM Cell Layout Structure and Devices Therefrom	Filed	10-10-2014 14611,487		
81	12-065 US	Semiconductor Structure with Reduced Junction Leakage and Method of Fabrication Thereof	Issued	08-31-2012 13660,647	01-29-2014 6,937,956	3.6 yr. maintenance fee due 2017
82	12-066 CON	Semiconductor Structure with Reduced Junction Leakage and Method of Fabrication Thereof	Filed	12-19-2013 14133,743		Office action response due 3/12/15 (SuVolla will respond)
83	12-066 US	Integrated Circuit Device Methods and Models with Predicted Device Model Variations	Filed	02-28-2013 13760,006		
84	12-068 US	SRAM-Type Device with Low Variation Transistor Peripheral Oxidation, and Related Methods	Filed	10-31-2013 14066,756		Rejection requirement response due 3/27/15 (SuVolla will respond)
85	12-069 US	Integrated Circuit Process and Bias Monitors and Related Methods	Filed	12-20-2013 14136,258		Office action response due 4/22/15 (SuVolla will respond)
86	12-070 US	Low Biased Process and Bias Monitors and Related Methods	Filed	11-19-2013 14081,264		Office action response due for 4/20/15 (SuVolla will respond)
87	12-071 US	Bit Interleaved Low Voltage 6-T SRAM and Related Methods	Allowed	12-12-2013 14104,192		Issue fee due 8/4/15

#	SuVolla Docket No.	Title	Status	Filing Data Serial No.	Issued Date Patent No.	Notes
88	12-072 US	Ring Oscillator with NTC or PNTC Variation Insensitivity	Allowed	03-08-2013 13792,006		Issue fee paid, waiting for issue notification
89	13-076 US	Method for Fabricating a Transistor Device with a Tuned Dopant Profile	Filed	03-14-2013 13829,262		
90	13-076 US	Integrated Circuit Device Body Bias Circuits and Methods	Filed	03-15-2013 13836,221		
91	13-077 US	Multiple VDD Clock Buffer	Allowed	03-01-2013 13763,167		Issue fee paid, waiting for issue notification
92	13-078 US	Transistor Array Structure	Filed	03-15-2013 13836,327		
93	13-080 US	Buried Channel Deeply Depleted Channel Transistor	Filed	05-23-2014 14285,063		
94	13-081 US	Architecture and Fabrication Method for DCC Transistors	Filed	05-26-2014 14315,232		
95	13-083 US	CRASH Performance Monitor	Issued	08-20-2013 14014,078		3.5 yr. maintenance fee due 2018
96	13-084 US	Fabrication Method for Deeply Depleted Channel and Other Devices Using Selective Epitaxial Growth	Filed	08-20-2014 14463,813		
97	13-086 PRO	Flash Device Fabrication Method for Deeply Depleted Channel and Other Devices	Filed	11-27-2013 61909,910		* Abandoned
98	13-087 PRO	Structure and Method for Reducing Junction Leakage in a Transistor Device	Filed	02-18-2014 61941,099		* Abandoned
99	13-089 PRO	Methods for Achieving Multiple Program and Erase States in Flash Memory using a Four-Terminal Transistor	Filed	12-12-2013 61915,419		* Abandoned
100	14-090 PRO	Buried Depletion Barrier for Integrated Source Drain Junction Leakage Transistors	Filed	03-31-2014 61972,607		* Utility conversion due 3/31/15
101	14-091 PRO	Structure and Method for Reducing Junction Leakage in a Transistor Device	Filed	02-11-2014 61939,228		* Abandoned
102	14-092 US	Power Up Body Bias Circuits and Methods	Filed	07-16-2014 14341,733		
103	14-093 PRO	Three Dimensional Flash Memory Structures and Methods of Making the Same	Filed	02-12-2014 61938,541		* Abandoned
104	14-094 PRO	Structure and Method for Reducing Leakage in a Transistor Device	Filed	03-06-2014 61948,784		* Conversion to utility due 3/6/2015

#	EnVella Doc Ref No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
105	14-015 UD	Operational Amplifier Input Offset Correction with Transistor Threshold Voltage Adjustment	Pend	06-19-2014 14/063,568		
						* PROVISIONAL CO-PATENTS HAVE NOT BEEN DONE. FSLM has option to file new patent applications.
#	DMM Doc Ref No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
1	0001	Integrated Circuit using Complementary Junction Field Effect Transistor and MOS Transistor in Silicon and Silicon Alloys	Issued	10-28-2005 11/281,173	08-04-2009 7,659,833	
2	0001-DIV1	Integrated Circuit using Complementary Junction Field Effect Transistor and MOS Transistor in Silicon and Silicon Alloys	Issued	05-28-2009 12/099,323	03-29-2011 7,945,187	
3	0002	Method of Producing and Operating a Low Power Junction Field Effect Transistor	Issued	19-07-2006 11/035,604	01-06-2008 7,414,185	
4	0003	Semiconductor Device, Design Method and Structure	Issued	10-31-2006 11/093,209	04-29-2009 7,516,163	
5	0003-DIV1	Semiconductor Device, Design Method and Structure	Issued	02-26-2009 12/080,497	06-21-2011 7,954,920	
6	0003-DIV2	Semiconductor Device, Design Method and Structure	Issued	02-26-2009 12/080,499	06-28-2011 7,918,393	
7	0005	Self Aligned Gate JFET Structure and Method	Issued	06-09-2006 11/069,112	07-14-2009 7,650,765	
8	0005-DIV1	Self Aligned Gate JFET Structure and Method	Issued	09-22-2008 12/236,164	03-30-2010 7,897,335	
9	0006	Scalable Process and Structure for JFET for Small and Decreasing Line Widths	Issued	06-18-2006 11/051,868	01-05-2010 7,812,566	
10	0010	Circuit Configurations Having Four Terminal JFET Devices	Issued	05-18-2006 11/052,442	09-22-2009 7,592,841	
11	0010-DIV1	Circuit Configurations Having Four Terminal JFET Devices	Issued	07-21-2009 12/056,446	03-28-2010 7,894,332	

DSM Patent assets – U.S. (see also rows 1-11 immediately above)

#	St/Vol/Docket No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
12	0014	Semiconductor Device having a FIN Structure and Fabrication Method Thereof	Issued	06-02-2006 12/114,183	08-10-2010 7,772,519	
13	0019	Integrated Circuit using Complementary Junction Field Effect Transistor and MOS Transistor in Silicon and Silicon Alloys	Issued	11-03-2006 12/263,854	03-30-2010 7,587,834	
14	0022	JFET with Built-in Back Gate in either SOI or Bulk Silicon	Issued	06-10-2006 11/882,172	07-07-2009 7,557,393	
15	0023-DIV1	JFET with Built-in Back Gate in either SOI or Bulk Silicon	Issued	11-14-2008 12/270,364	01-12-2010 7,845,654	
16	0023	Oxide Isolated Metal Silicon-Gate JFET	Issued	07-11-2008 11/454,492	12-15-2009 7,633,101	
17	0023-DIV1	Method of Forming an Oxide Isolated Metal Silicon-Gate JFET	Issued	11-24-2008 12/216,574	05-11-2010 7,713,204	
18	0026	Level Shifting Circuit having Junction Field Effect Transistors	Issued	07-28-2008 11/455,908	01-12-2010 7,645,233	
19	0031	Junction Field Effect Transistor Input Buffer Level Shifting Circuit	Issued	09-01-2008 11/615,252	06-29-2010 7,745,146	
20	0032	Semiconductor Device including a Bias Voltage Generator	Issued	06-14-2007 11/818,338	03-10-2010 7,679,727	
21	0038	Circuit and Method for Generating Electrical Gations with Junction Field Effect Transistors	Issued	09-21-2007 11/983,286	07-27-2010 7,764,137	
22	0041	Double Gate JFET with Reduced Area Consumption and Fabrication Method Thereof	Issued	04-30-2008 12/143,110	07-06-2011 7,973,344	
23	0043	Semiconductor Device Storage Cell Structure, Method of Operation and Method of Manufacture	Issued	05-01-2007 11/759,572	04-04-2010 7,692,229	
24	0044	Image Sensing Cell, Device, Method of Operation, and Method of Manufacture	Issued	05-01-2007 11/759,571	05-11-2010 7,727,821	
25	0049	Common Data Line Signaling and Method	Issued	07-02-2007 11/824,737	08-10-2011 7,941,696	
26	0051	Method and Apparatus for Improving SRAM Write Operations	Issued	12-19-2008 12/039,684	10-02-2010 7,849,139	
27	0057A	Method for Applying a Stress Layer to a Semiconductor Device and Device formed therefrom	Issued	05-04-2007 11/744,517	11-18-2008 7,455,107	
28	0057B	Semiconductor Device Having Strain-Inducing Substrate and Fabrication Methods Thereof	Issued	05-04-2007 11/744,560	05-12-2009 7,531,654	

SubVista DocId No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
29	00570-DIV1	Issued	07-24-2008 12/18,891	10-20-2009 7,665,835	
30	0057	Issued	03-29-2007 11,693,441	04-06-2010 7,691,609	
31	0059	Issued	05-01-2007 11,699,365	05-01-2010 7,729,149	
32	0070	Issued	05-17-2007 11,694,132	12-15-2009 7,639,784	
33	0074	Issued	12-19-2007 11,610,462	03-30-2010 7,689,964	
34	0075	Issued	06-06-2008 12/15,991	01-18-2011 8,042,076	
35	0078	Issued	05-03-2007 11,744,889	04-28-2009 7,525,136	
36	0078-DIV1	Issued	07-23-2008 12/176,464	05-04-2010 7,709,311	
37	0079	Issued	07-15-2008 12/173,405	05-22-2010 7,741,682	
38	0082	Issued	02-17-2007 11,650,032	05-22-2010 7,744,328	
39	0084	Issued	05-03-2007 11/743,973	01-12-2010 7,642,662	
40	0084-DIV1	Issued	02-02-2009 12/685,765	11-30-2010 7,843,016	
41	0085	Issued	05-03-2007 11/744,120	04-28-2009 7,525,136	
42	0087	Issued	04-03-2007 11/689,877	12-08-2009 7,625,612	
43	0094	Issued	02-13-2008 12/933,481	01-19-2010 7,645,836	
44	0097	Issued	05-02-2009 12/159,565	05-04-2010 7,710,145	
45	0098	Issued	12-02-2008 12/926,415	09-13-2011 8,017,475	

SubVista DocId No.	Title	Status	Filing Date Serial No.	Issued Date Patent No.	Notes
46	0099-COIN	Issued	06-26-2011 13/216,600	09-14-2012 8,264,017	
47	0100	Issued	06-21-2008 12/195,725	03-30-2010 7,668,116	
48	0101	Issued	07-11-2008 12/171,905	07-09-2010 7,750,735	
49	0105	Issued	08-29-2008 12/164,551	10-11-2011 8,035,139	
50	0124	Issued	09-15-2000 12/284,937	11-30-2010 7,843,721	
51	0126	Issued	12-17-2008 12/916,944	05-17-2011 7,943,971	
52	0128	Issued	02-05-2009 12/956,791	12-07-2010 7,847,354	
53	0132	Issued	07-25-2009 12/180,156	09-10-2010 7,772,620	
54	0139	Issued	02-11-2009 12/359,169	09-06-2011 8,012,873	
55	0144	Issued	12-18-2008 12/339,618	06-26-2011 7,869,759	
56	0146	Issued	01-07-2009 12/349,747	05-16-2010 7,735,962	

SuVolta patent assets -- PCT

SuVolta confidential

#	SuVolta Pocket No.	Title	Filing Date PCT Application No.	Status	Publication Date Publication No.	Notes
1	10-001 PCT1	Electronics Devices and Systems, and Methods for Making and Using the Same	00-15-2010 US2010/043598	National Stage	04-07-2011 WO 2011/041109	
2	10-001 PCT2	Electronics Devices and Systems, and Methods for Making and Using the Same	00-16-2010 US2010/048000	National Stage	01-07-2011 WO 2011/041110	
3	10-001 PCT4	Electronics Devices and Systems, and Methods for Making and Using the Same	11-03-2010 US2010/065762	National Stage	05-26-2011 WO 2011/062789	
4	10-001 PCT5	Electronics Devices and Systems, and Methods for Making and Using the Same	02-17-2011 US2011/025278	National Stage	05-26-2011 WO 2011/033314	
5	10-001 PCT6	Electronics Devices and Systems, and Methods for Making and Using the Same	02-17-2011 US2011/025284	National Stage	05-26-2011 WO 2011/033318	
6	10-002 PCT	Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof	04-07-2011 US2011/031591	National Stage	10-20-2011 WO 2011/130089	
7	10-003 PCT	Transistor with Threshold Voltage Set Notoh and Method of Fabrication Thereof	08-21-2011 US2011/041187	National Stage	12-29-2011 WO 2011/139171	
8	10-007 PCT	Semiconductor Structure with Improved Channel Stack and Method for Fabrication Thereof	02-20-2012 US2012/027053	National Stage	06-07-2012 WO 2012/118873	
9	10-008 PCT	Source/Drain Extension Control for Advanced Transistors	11-30-2011 US2011/062495	National Stage	10-29-2012 WO 2012/148026	
10	10-014 PCT	Advanced Transistors with Punch Through Suppression	08-21-2011 US2011/041195	National Stage	12-29-2011 WO 2011/139169	
11	10-018 PCT	Advanced Transistors with Threshold Voltage Set Dopant Structures	08-21-2011 US2011/041196	National Stage	12-29-2011 WO 2011/139164	
12	10-019 PCT	Advanced Transistors with Structured Low Dopant Channels	11-05-2010 US2010/056590	National Stage	05-12-2012 WO 2012/060939	
13	11-043 PCT	Semiconductor Devices having Fin Structures and Fabrication Methods Thereof	08-03-2012 US2012/016531	National Stage	02-14-2013 WO 2013/022783	
14	11-045 PCT	Deeply Depleted MOS Transistors having a Screening Layer and Methods Thereof	08-17-2013 US2013/009046	Filed		National phase filing due 3/21/18 -- CN, KR
15	12-002 PCT	Semiconductor Structure with Multiple Transistors having Various Threshold Voltages and Method of Fabrication Thereof	04-25-2013 US2013/047787	Filed		Did not file National
16	12-003 PCT	DRAM-Type Device with Low Variation Transistor Peripheral Circuits, and Related Methods	10-31-2013 US2013/067812	Filed		National phase filing due 4/23/2016

DSM patent assets -- PCT

#	DSM Deskset No.	Title	Filing Date PCT Application No.	Status	Publication Date Publication No.	Notes
1	0001 PCT	Integrated Circuit using Complementary Junction Field Effect Transistor and MOS Transistor in Silicon and Silicon Alloys	10-30-2006 US2006/042139	National Stage	05-10-2007 WO 2007/053485	
2	0002 PCT	Method of Producing and Operating a Low Power Junction Field Effect Transistor.	12-07-2006 US2006/046665	National Stage	08-14-2007 WO 2007/087684	
3	0005 PCT	Self Aligned Gate JFET Structure and Method	08-07-2007 US2007/076569	National Stage	12-21-2007 WO 2007/149734	
4	0006 PCT	Scalable Process and Structure for JFET for Small and Decreasing Line Widths	09-11-2007 US2007/070894	National Stage	12-21-2007 WO 2007/149872	
5	0010 PCT	Circuit Configurations Having Four Terminal JFET Devices	08-19-2007 US2007/071076	National Stage	12-21-2007 WO 2007/149979	
6	0021 PCT	Silicon-on-Insulator (SOI) Junction Field Effect Transistor and Method of Manufacture	08-15-2007 US2007/075683	National Stage	02-28-2008 WO 2008/024955	
7	0022 PCT	JFET with Built-in Back Gate in either SOI or Bulk Silicon	08-04-2007 US2007/076535	National Stage	02-21-2008 WO 2008/021919	
8	0028 PCT	Semiconductor Device with Circuits Formed with Essentially Uniform Pattern Density	09-12-2007 US2007/078216	National Stage	04-10-2008 WO 2008/042650	
9	0083 PCT	Method and System for Adaptive Power Management	09-02-2008 US2008/082330	National Stage	11-18-2008 WO 2008/137625	

SuVolta, DSM patent assets -- China

SuVolta confidential

#	SuVolta Docket No.	Filing Date CN Application No.	Status	Issued Date Patent No.	Notes
1	10-001 CN1	09-15-2010 201080054379.4	Filed		
2	10-001 CN2	09-15-2010 201080054378.X	Filed		office action response due 3/10/15 (SuVolta will respond)
3	10-001 CN4	11-09-2010 201080081745.9	Filed		
4	10-001 CN5	03-17-2011 201180018743.8	Filed		Office action response due 4/8/15 (SuVolta will respond)
5	10-001 CN6	03-17-2011 201180018710.3	Filed		Office action response due 4/12/15 (SuVolta will respond)
6	10-003 CN	06-21-2011 201180040485.1	Filed		
7	10-007 CN	02-29-2012 201280017397.4	Filed		
8	10-009 CN	11-30-2011 201180058243.5	Filed		
9	10-014 CN	09-21-2011 201180038830.2	Filed		
10	10-016 CN	09-21-2011 201180058832.1	Filed		
#	DSM Docket No.	Filing Date CN Application No.	Status	Issued Date Patent No.	Notes
1	0001 CN	10-30-2000 200680038832.8	Issued	11-8-2011 ZL 200680038832.8	

SuVolta patent assets — EP

SuVolta confidential

#	SuVolta Docket No	Filing Date EP Application No.	Status	Publication Date Publication No.	Notes
1	10-001 EP1	09-15-2010 10821021.2	Filed	08-08-2012 EP2483916	Waiting for search report
2	10-001 EP2	09-15-2010 10821022.0	Filed	08-08-2012 EP2483915	Waiting for search report

DSM patent assets -- India

SuVia confidential

#	DSM Docket No.	Filing Date IN Application No.	Status
1	0001 IN	10-30-2006 4201/DELNP/2006	Filed

SuVolta and DSM patent assets -- Japan

SuVolta confidential

#	SuVolta Docket No.	Filing Date JP Application No.	Status	Issued Date Patent No.	Notes
1	10-001 JP1	09-15-2010 2012-532104	Filed		
2	10-001 JP2	09-15-2010 2012-532105	Filed		
3	10-001 JP4	11-8-2010 2012-539939	Filed		
4	10-001 JP5	02-17-2011 2012-554028	Filed		
5	10-001 JP6	02-17-2011 2012-554029	Filed		
6	10-003 JP	06-21-2011 2013-516664	Filed		
7	10-014 JP	06-21-2011 2013-516663	Filed		
#	DSM Docket No.	Filing Date JP Application No.	Status	Issued Date Patent No.	Notes
1	0010 JP	06-13-2007 2009-515921	Issued	10-05-2012 5,101,610	

SuVolta patent assets -- Korea

SuVolta confidential

#	SuVolta Docket No	Filing Date KR Application No.	Status	Issued Date Patent No.	Notes
1	10-001 KR1	09-15-2010 10-2012-7011021	Filed		Request for exam due 9/15/15
2	10-001 KR2	09-16-2010 10-2012-7011008	Filed		Request for exam due 9/15/15
3	10-001 KR4	11-08-2010 10-2012-7015629	Filed		Request for exam due 11/8/15
4	10-001 KR5	02-17-2011 10-2012-7024299	Filed		Request for exam due 02/17/16
5	10-001 KR6	02-17-2011 10-2012-7024293	Filed		Request for exam due 2/17/16
6	10-002 KR	04-07-2011 10-2012-7029436	Filed		
7	10-003 KR	06-21-2011 10-2013-7001612	Filed		Request for exam due 6/21/16
8	10-014 KR	06-21-2011 10-2013-7001668	Filed		Request for exam due 6/21/16
9	10-016 KR	06-21-2011 10-2013-7001667	Filed		Request for exam due 6/21/16
10	10-018 KR	11-05-2010 10-2011-7023427	Issued	08-22-2012 10-1178016	
11	11-043 KR	02-28-2014 10-2014-7005446	Filed		Request for exam due 8/4/17

SuVolta and DSM patent assets -- Taiwan

SuVolta confidential

#	SuVolta Docket No.	Filing Date TW Application No.	Status	Issued Date Patent No.	Notes
1	10-001 TW	08-20-2010 069132955	Filed		
2	10-002 TW	04-11-2011 100112429	Filed		
3	10-003 TW	08-21-2011 100121516	Filed		
4	10-009 TW	12-02-2011 100144358	Filed		Did not seek examination
5	10-014 TW	08-21-2011 100121631	Filed		
6	10-016 TW	08-21-2011 100121512	Filed		
7	11-043 TW	08-06-2012 101128322	Filed		Request for exam due 8/8/15
#	DSM Docket No.	Filing Date TW Application No.	Status	Issued Date Patent No.	Notes
1	0001 TW	10-27-2006 05130730	Issued	11-21-2010 1333695	
2	0062 TW	11-21-2008 97145237	Filed		