10/28/2016 504072966

# PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT4119633

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

### **CONVEYING PARTY DATA**

Name	Execution Date
MICRON TECHNOLOGY, INC.	09/08/2016

### **RECEIVING PARTY DATA**

Name:	INTEL CORPORATION
Street Address:	2200 MISSION COLLEGE BLVD.
City:	SANTA CLARA
State/Country:	CALIFORNIA
Postal Code:	95054

### **PROPERTY NUMBERS Total: 6**

Property Type	Number
Application Number:	11810550
Application Number:	12151265
Application Number:	11860949
Application Number:	12647317
Application Number:	12636896
Application Number:	12629992

### **CORRESPONDENCE DATA**

Fax Number: (612)677-3572

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 6122369923

jkathman@cpaglobal.com Email:

JENNY KATHMAN **Correspondent Name:** Address Line 1: C/O CPA GLOBAL

Address Line 2: 900 2ND AVENUE SOUTH, SUITE 600 Address Line 4: MINNEAPOLIS, MINNESOTA 55402

ATTORNEY DOCKET NUMBER:	MICRON-INTEL ASSIGNMENT
NAME OF SUBMITTER:	JENNY KATHMAN
SIGNATURE:	/JENNY KATHMAN/
DATE SIGNED:	10/28/2016

# Total Attachments: 5 source=Micron-Intel Assignment executed#page1.tif source=Micron-Intel Assignment executed#page2.tif source=Micron-Intel Assignment executed#page3.tif source=Micron-Intel Assignment executed#page4.tif source=Micron-Intel Assignment executed#page5.tif

## Micron-Intel Assignment

Micron Technology, Inc., a Delaware corporation, with an office at 8000 S. Federal Way, Boise, ID 83707 (hereinafter "Micron") and Intel Corporation, a Delaware corporation, with an office at 2200 Mission College Blvd., Santa Clara, CA 95052 (hereinafter "Intel") executed an Amended and Restated Technology License Agreement on April 6, 2012 (hereinafter "the TLA"), and an Amended and Restated Product Designs Development Agreement on April 6, 2012 (hereinafter "the PDA"). Additionally, Micron and Intel executed an Amended and Restated Designated Technology Joint Development Program Agreement on May 8, 2012 (hereinafter "the DTJDPA").

In accordance with the TLA, the PDA, and the DTJDPA, Micron and Intel periodically meet to select Pooled Inventions according to a Draft (capitalized terms in this sentence and the remainder of this paragraph having, for each referenced agreement, the meaning ascribed to them in that agreement). In accordance with the TLA, the PDA, and the DTJDPA, the Patent Rights in the Pooled Inventions allocated to Intel as a result of each Draft that occurred under the applicable agreement are to be solely and exclusively owned by Intel.

Intel has filed the patent applications listed in Exhibit A (annexed hereto) (collectively referred to as the "Intel Applications") which are Patent Rights that have been allocated to Intel as a result of Drafts that have occurred.

For good and valuable consideration, the receipt of which is hereby acknowledged, to the extent not already assigned to Intel under the TLA, the PDA, the DTJDPA or another instrument or agreement. Micron hereby assigns to Intel all right, title and interest Micron owns or controls, in the Intel Applications and any and all divisionals, continuations, reissues, reexaminations, extensions, foreign counterparts or equivalents of any of the Intel Applications, wherever and whenever existing.

Micron and Intel agree that nothing in this Assignment shall in any way be interpreted to modify, replace or supersede, whether by implication, estoppel or otherwise, the TLA, the PDA or the DTJDPA.

In Witness Whereof, Micron, by its duly authorized representative, has executed this Micron-Intel Assignment.

Date: <u>Supt 8 , 2010</u>	By: <u>Γοελ Ροργεν</u> Printed/Typed Name
	Title: <u>Vice President Legal Affairs, Constal</u> Counsel and Corporate Societury
	Signature
STATE OF STA	ss.
known to me to be the person aforesaid, wh	rsonally appeared before me, 2000 (2000), to me known and ho duly acknowledged the signing of the foregoing instrument to
be his or her voluntary act and deed, and as execute the same for the uses and purposes	
WITNESS my hand and official seal. (Seal)	Notary Public in and for the state of 1/2 1/2
	Print Name
	My appointment expires on:

ACCEPTED: Date: 7/30/16	By: Jeff Draeger Printed/Typed Name
	Title: Vice President, Intel Law and Policy Group
	Signature Signature

# EXHIBIT A

First Filed Application Title	Disclosure Number	Intel Case Reference	Filing Date	Serial Number	Publication Number	Patent Number	Saunt Country	Inventors
Methods and Apparatuses for Refreshing Non-volatile Memory	55031	P25441	06/06/2007	11/810.550	US 2008-0304327 A1	7,535,787	<b>*</b>	Ruby, Paul D.; Elmburst, Daniel R.; Moschiano, Violanie
Method and Apparatuses for Programming Flash Memory Using Modulating Pulses	2006-1076	P25 <del>4</del> 42	8000750350	590,181/21	US 2009-0273981 A1	7,848,158	š	Santin, Giovanni; Moschiano, Violante; Vali, Tommaso; Di Francesco,
Device, System, and Method of Bit Line Selection of a Flash Memory	2007-0282	P36374	09/25/2007	11/860,949	US 2009-0080253 A I	7,639,534	S	Santin, Giovanni; Moschiano, Violante; Valt, Fommaso; Incarnati, Michele
Technique to Reduce FG-PG Interference in Multi-bit Flash NAND Memory in Case of Adjacent Pages not Pully Programmed	2009-0233	P32712	1224/2009	12/647,317	US 2011-0157980 A1	8,194,448	\$5	Moschiano. Violame; Santin, Giovanní
Source Bias Shift for Multifevel Memories	2008-0590	P32711S	12.14.2009	12/636.896	US 2011-0141822 A 1	8,248,862	Š	Di forio, Ercole Rosario; Marotta, Giulio Giuseppe; Tiburzi, Marco Domenico; Kalavade, Pranav
Flash Memory Having a Floating Gate in the Shape of a Curved Section	2008-0578	P32714	12/03/2009	12/629,992	US-2011-0133266-A1	, a	SO	Parat, Krishna K.: Tang, Sanh D.; Liu, Haitao

		ć	5	d	ċ	×	
	ì	7	7	ī	7		
		١	7	٩	٧		
		٨	¥	٠	٠		
		,	٠	'n	э	٠	
		'n	S	c	ċ		
		3	3	c	c		
٥			۱		۰		
٠		•		•			
٠							
٥							
٥							
		A					
		*****					

First Filed Application	Disclosure Number	Intel Case Reference	Filing Date	Serial	Publication Number	Patent Number	Countr	laventars
Hash Memory Having a Hoating Gate in the Shape of a Curved	2008-0578	P30714CR	810/26/00	2010105070 45 X	(02087972A	20101050	2	Parat, Krishna K.; Tang, Sanh D.; Liu Haitao
Flash Memory Having a Floating Gate in the Shupe of a Curved	3000	88	0.000	10.2010.046	10000000000000000000000000000000000000		ä	Parat, Krishna K.: Tang, Sanh D.:
Flash Memory Having a Floating Gate in the Shape of a Curved Section	2008-0578	P32714TW	09/23/2010	099132163	201143033		ž	Parat, Krishna K.: Tang, Sanh D.; Liu, Haitao
Flash Memory Having a Floating Gate in the Shape of a Curved Section	2008-0578	P327140B	09/22/2010	1015957.2	2475942.A	GB24759 42	<b>8</b> 5	Parut, Krishna K.; Tang, Sanh D.; Liu, Haitao