

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT4287970

SUBMISSION TYPE:	NEW ASSIGNMENT	
NATURE OF CONVEYANCE:	ASSIGNMENT	
CONVEYING PARTY DATA		
	Name	Execution Date
	CORTINA SYSTEMS, INC.	02/14/2017
RECEIVING PARTY DATA		
Name:	INPHI CORPORATION	
Street Address:	2953 Bunker Hill Lane, Suite 300	
City:	Santa Clara	
State/Country:	CALIFORNIA	
Postal Code:	95054	
PROPERTY NUMBERS Total: 1		
	Property Type	Number
	Patent Number:	6810039
CORRESPONDENCE DATA		
Fax Number:	(425)348-3299	
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>		
Phone:	425-348-3500	
Email:	docketing@ampacc.com	
Correspondent Name:	AMPACC LAW GROUP, PLLC	
Address Line 1:	6100 219TH ST. SW	
Address Line 2:	SUITE 580	
Address Line 4:	MOUNTLAKE TERRACE, WASHINGTON 98043	
ATTORNEY DOCKET NUMBER:	A929SB-015600US	
NAME OF SUBMITTER:	STEVE Y. CHO	
SIGNATURE:	/Steve Y. Cho/	
DATE SIGNED:	02/23/2017	
Total Attachments: 9		
source=2017_02_23_ASSGMT#page1.tif		
source=2017_02_23_ASSGMT#page2.tif		
source=2017_02_23_ASSGMT#page3.tif		
source=2017_02_23_ASSGMT#page4.tif		
source=2017_02_23_ASSGMT#page5.tif		

source=2017_02_23_ASSGMT#page6.tif

source=2017_02_23_ASSGMT#page7.tif

source=2017_02_23_ASSGMT#page8.tif

source=2017_02_23_ASSGMT#page9.tif

ASSIGNMENT OF PATENT APPLICATION

WHEREAS, CORTINA SYSTEMS, INC., of 1376 BORDEAUX DRIVE, SUNNYVALE, CALIFORNIA 94089 hereinafter referred to as "ASSIGNOR," is an assignee by assignment recorded in the U.S. Patent and Trademark Office of the inventions described and set forth in the Applications for United States Letters Patent and United States Letters Patent identified in the Appendix attached hereto;

WHEREAS, Richard T. Ogawa, CEO and authorized representative at CORTINA SYSTEMS, INC. is a duly authorized representative of CORTINA SYSTEMS, INC., having authority to sell, assign, and transfer to a third party the below-identified Applications for United States Letters Patent and United States Letters Patent in the Appendix attached hereto.

WHEREAS, INPHI CORPORATION, of 2953 BUNKER HILL LANE SUITE 300, SANTA CLARA, CA 95054 hereinafter referred to as "ASSIGNEE," is desirous of acquiring an entirety of ASSIGNOR'S interest in the said inventions and applications and in any U.S. Letters Patent which may be granted on the same;

NOW, THEREFORE, TO ALL WHOM IT MAY CONCERN: Be it known that, for good and valuable consideration, receipt of which is hereby acknowledged by Assignor, Assignor has sold, assigned and transferred, and by these presents does sell, assign, and transfer unto the said Assignee, and Assignee's successors and assigns, 100% of their right, title, and interest in and to the said inventions, application, and U.S. Letters Patent including any corresponding foreign application, and in and to any Letters Patent which may hereafter be granted on the same in the United States and any corresponding foreign application, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignor had this Assignment and transfer not been made, to the full end and term of any Letters Patent which may be granted thereon, or of any division, renewal, continuation in whole or in part, substitution, conversion, reissue, prolongation or extension thereof.

Assignor further agree that they will, without charge to Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee lawfully may request, to obtain or maintain Letters Patent for said invention and improvement, and to vest title thereto in Assignee, or Assignee's successors and assigns.

IN TESTIMONY WHEREOF, Assignor has signed this Assignment on the date indicated.

Date:

2/14/2017

Name: Richard T. Ogawa
Title: CEO

CERTIFICATE

TO: Borden Ladner Gervais LLP

AND TO: Ontario Ministry of Government and Consumer Services


DATED: June 15, 2016

RE: INPHI CANADA LTD.
Name Change pursuant to R.R.O. 1990, Reg. 62 s. 6

The undersigned, Kenji Suzuki, a director of Inphi Canada Ltd. (Ontario corporation #1496044) (the "**Corporation**"), hereby certifies in his capacity as director of the Corporation and not in his personal capacity that:

1. On October 3, 2014, Inphi Corporation, a Delaware corporation, acquired all of the issued and outstanding shares in the capital of Cortina Systems, Inc., a Delaware Corporation ("**Cortina US**") pursuant to a plan of merger.
2. The Corporation is a wholly-owned subsidiary of the Cortina US.
3. Prior to its voluntary dissolution on December 13, 2015, Inphi Canada Limited (British Columbia corporation #1002953, Ontario corporation #1915911) (the "**Former Inphi Canada**") was a wholly owned subsidiary of Inphi Corporation.
4. On December 21, 2015, following the dissolution of the Former Inphi Canada, the Corporation changed its name from Cortina Systems Corporation to Inphi Canada Ltd.
5. Neither the Corporation nor the Former Inphi Canada is or was an offering corporation.
6. The Corporation was affiliated/associated with the Former Inphi Canada prior to its voluntary dissolution.
7. The Corporation is a successor to the Former Inphi Canada.

DATED as of the date set forth above.


Kenji Suzuki
Director
Inphi Canada Ltd.

APPENDIX

Title of Invention	Application Number	Filing Date	Patent Number	Publication Date	Reel	Frame
Self correcting data re-timing circuit and method	60/359,709	February 27, 2002	N/A	N/A	013171	0188
PROCESSOR-BASED ARCHITECTURE FOR FACILITATING INTEGRATED DATA TRANSFER BETWEEN BOTH ATM AND PACKET TRAFFIC WITH A PACKET BUS OR PACKET LINK, INCLUDING BIDIRECTIONAL ATM-TO-PACKET FUNCTIONALLY FOR ATM TRAFFIC	09/539,476	March 30, 2000	6,810,039	October 26, 2004	016050	0258
INTEGRATED ATM/PACKET SEGMENTATION-AND-REASSEMBLY ENGINE FOR HANDLING BOTH PACKET AND ATM INPUT DATA AND FOR OUTPUTTING BOTH ATM AND PACKET DATA	09/539,477	March 30, 2000	6,751,224	June 15, 2004	016050	0258
Integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and for outputting both ATM and packet data	10/869,378	June 15, 2004	N/A	N/A	016050	0258
Devices for aggregating ATM cells and packets for transmission over the same channel	09/539,479	March 30, 2000	N/A	N/A	040416	0321
MULTI-SERVICE SEGMENTATION AND REASSEMBLY DEVICE THAT MAINTAINS ONLY ONE REASSEMBLY CONTEXT PER ACTIVE OUTPUT PORT	09/851,565	May 08, 2001	7,342,942	March 11, 2008	016050	0258
MULTI-SERVICE SEGMENTATION AND REASSEMBLY DEVICE WITH A SINGLE DATA PATH THAT HANDLES BOTH CELL AND PACKET TRAFFIC	09/976,522	October 12, 2001	7,142,564	November 28, 2006	016050	0258
MULTI-SERVICE	09/976,212	October 12,	7,369,574	May 06,	016050	0258

SEGMENTATION AND REASSEMBLY DEVICE THAT IS OPERABLE IN AN INGRESS MODE OR IN AN EGRESS MODE		2001		2008		
MULTI-SERVICE SEGMENTATION AND REASSEMBLY DEVICE OPERABLE WITH EITHER A CELL-BASED OR A PACKET-BASED SWITCH FABRIC	09/976,310	October 12, 2001	7,327,760	February 05, 2008	016050	0258
USING AN EMBEDDED INDICATION OF EGRESS APPLICATION TYPE TO DETERMINE WHICH TYPE OF EGRESS PROCESSING TO PERFORM	09/976,499	October 12, 2001	7,139,271	November 21, 2006	016050	0258
MULTI-SERVICE SEGMENTATION AND REASSEMBLY DEVICE THAT MAINTAINS REDUCED NUMBER OF SEGMENTATION CONTEXTS	09/976,213	October 12, 2001	7,286,566	October 23, 2007	016050	0258
MULTI SERVICE SEGMENTATION AND REASSEMBLY DEVICE INVOLVING MULTIPLE DATA PATH INTEGRATED CIRCUITS	09/976,504	October 12, 2001	7,295,574	November 13, 2007	016050	0258
BACKPRESSURING USING A SERIAL BUS INTERFACE AND A STATUS SWITCH CELL	09/976,206	October 12, 2001	7,298,738	November 20, 2007	016050	0258
Multi-service segmentation and reassembly device having integrated scheduler and advanced multi-timing wheel shaper	60/434,554	December 18, 2002	N/A	N/A	N/A	N/A
Multi-service segmentation and reassembly device having integrated scheduler and advanced multi-timing wheel shaper	10/670,904	September 25, 2003	N/A	N/A	016050	0258
Configurable Packet and Cell Format Data Processor	09/779,381	February 07, 2001	N/A	N/A	015996	0108
Multi-service segmentation and reassembly device	09/823,667	March 30, 2001	N/A	N/A	015996	0108
CIRCUITS FOR COMBINING ATM AND PACKET DATA ON	09/528,802	March 20, 2000	6,965,603	November 15, 2005	016660	0016

AN OPTICAL FIBER						
METHODS AND APPARATUS FOR DYNAMICALLY ALLOCATING BANDWIDTH BETWEEN ATM CELLS AND PACKETS	09/539,478	March 30, 2000	6,751,214	June 15, 2004	016050	0258
METHODS AND APPARATUS FOR DYNAMICALLY ALLOCATING BANDWIDTH BETWEEN ATM CELLS AND PACKETS	10/869,379	June 15, 2004	7,145,910	December 05, 2006	016050	0258
Devices for employing sonet frames for transporting both atm cells and packets over in the same channel in an optical fiber	09/539,306	March 30, 2000	N/A	N/A	016050	0258
ROUTERS FOR SWITCHING ATM CELLS IN A PACKET-LIKE MANNER USING A PACKET SWITCH	09/539,461	March 30, 2000	7,095,760	August 22, 2006	016056	0341
AN ELECTRICAL DATA EYE QUALITY MONITORING AND ALARM CIRCUIT FOR OPTICAL AND ELECTRICAL LINKS	60/673,371	April 21, 2005	N/A	N/A		
ELECTRICAL DATA EYE QUALITY MONITORING AND ALARM CIRCUIT FOR OPTICAL AND ELECTRICAL LINKS	11/408,177	April 21, 2006	N/A	N/A		
PORT MULTIPLEXING APPARATUS AND METHODS	11/477,663	June 30, 2006	7,787,502	August 31, 2010	018034	0828
PORT MULTIPLEXING APPARATUS AND METHODS	12/845,564	July 28, 2010	N/A	N/A		
Signal magnitude comparison apparatus and methods	11/583,785	October 20, 2006	N/A	N/A	018444	0298
SYSTEM AND METHOD FOR RECOVERING DATA RECEIVED OVER A COMMUNICATION CHANNEL	11/651,632	January 10, 2007	8,184,686	May 22, 2012	018791	0242
FULLY INTEGRATED CHARGE PUMP PHASE LOCKED LOOP	07/437,724	November 15, 1989	5,008,637	April 16, 1991	018711	0310
MULTISTAGE CURRENT-CONTROLLED OSCILLATOR	07/436,848	November 15, 1989	5,028,888	November 15, 1989	018679	0620

PHASE-LOCKED LOOP WITH PATTERN CONTROLLED BANDWIDTH CIRCUIT	07/661,496	February 26, 1991	5,057,794	October 15, 1991	018679	0630
DIGITALLY CONTROLLED TIMING RECOVERY LOOP	07/612,569	November 13, 1990	5,068,628	November 26, 1991	018679	0638
WIDE BANDWIDTH DIGITAL PHASE LOCKED LOOP WITH REDUCED LOW FREQUENCY INTRINSIC JITTER	07/382,258	July 19, 1989	5,077,529	December 31, 1991	018679	0643
DIGITALLY CONTROLLED CRYSTAL-BASED JITTER ATTENUATOR	07/563,507	August 07, 1990	5,162,746	November 10, 1991	018688	0663
HIGH FREQUENCY RECEIVE EQUALIZER	07/612,321	November 13, 1990	5,257,286	October 26, 1993	018679	0651
LOW RESOLUTION, HIGH LINEARITY DIGITAL-TO-ANALOG CONVERTER WITHOUT TRIM	08/177,925	January 06, 1994	5,534,863	July 09, 1996	018688	0667
TRANSCONDUCTOR-C FILTER ELEMENT WITH COARSE AND FINE ADJUSTMENT	08/562,690	November 27, 1995	5,701,099	December 23, 1997	018679	0656
METHOD AND APPARATUS FOR RETIMING TEST SIGNALS	09/325,874	June 04, 1999	6,198,700	March 06, 2001	018679	0661
BIAS TECHNIQUE FOR OPERATING POINT CONTROL IN MULTISTAGE CIRCUITS	09/559,498	April 27, 2000	6,552,580	April 22, 2003	018679	0666
BIAS TECHNIQUE FOR OPERATING POINT CONTROL IN MULTISTAGE CIRCUITS	10/379,132	March 03, 2003	7,081,775	July 25, 2006	018787	0520
SIGNAL TIMING PHASE SELECTION AND TIMING ACQUISITION APPARATUS AND TECHNIQUES	11/822,725	July 09, 2007	7,848,474	December 07, 2010	020466	0120
Priority aware policer and method of priority aware policing	12/216,019	June 27, 2008	N/A	N/A	024042	0558
SYSTEMS AND METHODS FOR PACKET BASED TIMING OFFSET DETERMINATION	12/285,358	October 02, 2008	8,274,998	September 25, 2012	021704	0824

USING TIMING ADJUSTMENT INFORMATION						
SYSTEMS AND METHODS FOR PACKET BASED TIMING OFFSET DETERMINATION USING TIMING ADJUSTMENT INFORMATION	13/593,370	August 23, 2012	9,344,208	May 17, 2016	029143	0936
SYSTEMS AND METHODS FOR A NETWORK DEVICE TO UPDATE TIMING PACKETS TO REFLECT DELAY	12/285,357	October 02, 2008	8,902,932	December 02, 2014	021704	0836
DATA INTERFACE POWER CONSUMPTION CONTROL	12/401,020	March 10, 2009	8,135,972	March 13, 2012	022371	0970
DATA INTERFACE POWER CONSUMPTION CONTROL	13/363,129	January 31, 2012	8,504,859	August 06, 2013	027628	0276
DATA INTERFACE POWER CONSUMPTION CONTROL	13/935,092	July 03, 2013	9,075,607	July 07, 2015	030738	0241
DATA INTERFACE POWER CONSUMPTION CONTROL	14/791,100	July 02, 2015	N/A	N/A	035975	0192
INTERRUPT COALESCING SCHEME FOR HIGH THROUGHPUT TCP OFFLOAD ENGINE	11/780,063	July 19, 2007	N/A	N/A	023017	0332
INTEGRATED JITTER COMPLIANT CLOCK SIGNAL GENERATION	12/900,424	October 07, 2010	8,390,358	March 05, 2013	025110	0677
SIGNAL FORMAT CONVERSION APPARATUS AND METHODS	13/091,908	April 21, 2011	8,494,363	July 23, 2013	026165	0782
STAIRCASE FORWARD ERROR CORRECTION CODING	13/085,810	April 13, 2011	8,751,910	June 10, 2014	027049	0250
STAIRCASE FORWARD ERROR CORRECTION CODING	14/266,299	April 30, 2014	9,397,702	July 19, 2016	032793	0323
STAIRCASE FORWARD ERROR CORRECTION CODING	15/194,432	June 27, 2016	N/A	N/A	032793	0323
TIME VARYING DATA PERMUTATION APPARATUS AND METHODS	13/190,194	July 25, 2011	8,601,340	December 03, 2013	026658	0656

TIME VARYING DATA PERMUTATION APPARATUS AND METHODS	14/066,332	October 29, 2013	8,910,016	December 09, 2014	031503	0905
Time Varying Data Permutation Apparatus And Methods	14/540,907	November 13, 2014	9,564,926	February 07, 2017	034168	0194
TIME VARYING DATA PERMUTATION APPARATUS AND METHODS	15/378,904	December 14, 2016	N/A	N/A		
Reducing Delay and Delay Variation in a Buffer in Network Communications	13/276,308	October 18, 2011	8,862,797	October 14, 2014	027097	0404
SYSTEM AND METHOD FOR ACCOUNTING FOR TIME THAT A PACKET SPENDS IN TRANSIT THROUGH A TRANSPARENT CLOCK	13/279,043	October 21, 2011	9,252,903	February 02, 2016	027104	0964
INTEGRATED JITTER COMPLIANT LOW BANDWIDTH PHASE LOCKED LOOPS	13/231,798	September 13, 2011	8,384,452	February 26, 2013	026898	0509
APPARATUS AND METHOD FOR SELF-TESTING A COMPONENT FOR SIGNAL RECOVERY	13/706,887	December 06, 2012	8,966,332	February 24, 2015	029419	0234
APPARATUS AND METHOD FOR SELF-TESTING A COMPONENT FOR SIGNAL RECOVERY	14/577,829	December 19, 2014	9,231,635	January 05, 2016	034561	0129
SYSTEM AND METHOD FOR AC COUPLING	13/706,922	December 06, 2012	9,083,574	July 14, 2015	029786	0881
SYSTEM AND METHOD FOR AC COUPLING	14/754,038	June 29, 2015	9,515,854	December 06, 2016	035929	0535
APPARATUS AND METHOD FOR COMMUNICATING DATA OVER A COMMUNICATION CHANNEL	61/765,050	February 15, 2013	N/A	N/A	030823	0246
APPARATUS AND METHOD FOR COMMUNICATING DATA OVER A COMMUNICATION CHANNEL	14/180,315	February 13, 2014	9,083,492	July 14, 2015	033299	0559
APPARATUS AND METHOD FOR COMMUNICATING DATA	14/744,015	June 18, 2015	9,413,493	August 09, 2016	035965	0350

OVER A COMMUNICATION CHANNEL						
APPARATUS AND METHOD FOR COMMUNICATING DATA OVER A COMMUNICATION CHANNEL	15/206,011	July 08, 2016	N/A	N/A	039112	0331
APPARATUS AND METHOD FOR FORWARD ERROR CORRECTION OVER A COMMUNICATION CHANNEL	61/791,697	March 15, 2013	N/A	N/A	031178	0824
APPARATUS AND METHOD FOR FORWARD ERROR CORRECTION OVER A COMMUNICATION CHANNEL	14/211,938	March 14, 2014	9,438,376	September 06, 2016	032703	0436
APPARATUS AND METHOD FOR FORWARD ERROR CORRECTION OVER A COMMUNICATION CHANNEL	15/230,319	August 05, 2016	N/A	N/A	039359	0145
APPARATUS AND METHOD FOR COMMUNICATING DATA OVER A COMMUNICATION CHANNEL	61/841,703	July 01, 2013	N/A	N/A	031178	0842
APPARATUS AND METHOD FOR COMMUNICATING DATA OVER A COMMUNICATION CHANNEL	14/295,054	June 03, 2014	9,461,764	October 04, 2016	033061	0371
FLEXIBLE RATE COMMUNICATION SIGNALLING	61/943,009	February 21, 2014	N/A	N/A		
FLEXIBLE RATE COMMUNICATION SIGNALLING	14/628,043	February 20, 2015	N/A	N/A		
Adaptive Decision Feedback Equalizer with Integrated Error Computation Circuit	62/027,520	July 22, 2014	N/A	N/A	033810	0391