### 504305278 04/04/2017

### PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT4351959

| SUBMISSION TYPE:      | NEW ASSIGNMENT |
|-----------------------|----------------|
| NATURE OF CONVEYANCE: | ASSIGNMENT     |

### **CONVEYING PARTY DATA**

| Name                    | Execution Date |
|-------------------------|----------------|
| MIPS TECHNOLOGIES, INC. | 02/06/2013     |

### **RECEIVING PARTY DATA**

| Name:           | BRIDGE CROSSING, LLC       |
|-----------------|----------------------------|
| Street Address: | 80 LAMBERT LANE, SUITE 115 |
| City:           | LAMBERTVILLE               |
| State/Country:  | NEW JERSEY                 |
| Postal Code:    | 08530                      |

### **PROPERTY NUMBERS Total: 1**

| Property Type       | Number   |
|---------------------|----------|
| Application Number: | 14467661 |

### **CORRESPONDENCE DATA**

**Fax Number:** (612)349-9266

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

**Phone:** 612-349-5741

Email: mitchell@ptslaw.com

Correspondent Name: JAMES H. PATTERSON

Address Line 1: 80 SOUTH 8TH STREET

4800 IDS CENTER

Address Line 4: MINNEAPOLIS, MINNESOTA 55402

| ATTORNEY DOCKET NUMBER: | 4729.06US05           |
|-------------------------|-----------------------|
| NAME OF SUBMITTER:      | VALERIE P. MITCHELL   |
| SIGNATURE:              | /Valerie P. Mitchell/ |
| DATE SIGNED:            | 04/04/2017            |

### **Total Attachments: 27**

source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page1.tif source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page2.tif source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page3.tif source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page4.tif source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page5.tif

PATENT 504305278 REEL: 042153 FRAME: 0864

| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page6.tif  |
|--|
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page7.tif  |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page8.tif  |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page9.tif  |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page10.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page11.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page12.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page13.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page14.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page15.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page16.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page17.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page18.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page19.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page20.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page21.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page22.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page23.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page24.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page25.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page26.tif |
| source=4729.06US05 - Assignment - MIPS Technology-Bridge Crossing#page27.tif |

### **Patent Assignment**

THIS PATENT ASSIGNMENT (this "Patent Assignment") is made to be effective as of February 7, 2013 (the "Assignment Effective Date") by and between MIPS Technologies, Inc., a Delaware corporation having a principal place of business at 955 East Arques Avenue, Sunnyvale, California 94085-9521 ("Assignor"), and Bridge Crossing, LLC, a Delaware limited liability company having a principal place of business at 80 Lambert Lane, Suite 115 Lambertville, New Jersey 08530 ("Assignee") (collectively referred to herein as the "Parties" and individually as "Party"). Capitalized terms used but not defined herein shall have the meanings assigned to them in the Agreement (as defined below).

WHEREAS, Assignor is the owner of the patents and patent applications listed on Schedule 1 hereto (the "Patents") and the abandoned or expired patents and patent applications listed on Schedule 2 hereto (the "Abandoned Patents");

WHEREAS, Assignee wishes to acquire all of Assignor's right, title and interest in and to the Patents and Abandoned Patents, and Assignor is willing to assign such rights to Assignee pursuant to this Patent Assignment;

WHEREAS, Assignor and Assignee have entered into a Patent Sale Agreement dated November 5, 2012, governing the terms and conditions of sale of the Assigned Patents and the Abandoned Patents (the "Agreement");

NOW, THEREFORE, for good and valuable consideration as set forth in the Agreement, the receipt of which from Assignee is hereby acknowledged, Assignor and Assignee agree as follows:

- 1. <u>Assignment</u>. Assignor hereby sells, assigns, transfers and sets over to Assignee all of Assignor's right, title and interest in and to:
  - (a) (i) the Patents; (ii) all patents and patent applications from which the Patents claim priority, directly or indirectly; and (iii) unless otherwise specified on Schedule 1, all continuations and continuations-in-part, divisions, substitutions, continued patent applications, re-examinations, renewals, extensions and reissues thereof, and all foreign counterparts and other applications and patents claiming priority to any of the foregoing, directly or indirectly, and all other corresponding rights that may be secured under the laws of the United States, any foreign jurisdiction or multi-jurisdictional entity (notwithstanding any of the foregoing, the properties assigned under this Patent Assignment shall not include any subject matter that is not disclosed in any patents or patent applications existing as of Assignment Effective Date);
  - (b) the Abandoned Patents;
  - (c) all damages based upon infringement of any or all of the Patents or Abandoned Patents;
     and

- (d) all rights to enforce the Patents and Abandoned Patents and to sue for, collect and retain any and all damages for past, present and future infringement of any and all of the Patents and Abandoned Patents; and rights to collect royalties or other payments on account of Assignee's exploitation of any of the Patents and Abandoned Patents.
- 2. <u>Encumbrances</u>. The Assignor and Assignee acknowledge and agree that the Patents and Abandoned Patents and any subsequent assignment or transfer thereof, are encumbered by and subject to (i) certain third-party agreements (including, without limitation, covenants not to sue and licenses granted by Assignor to third parties prior to the effective date hereof) and (ii) the non-exclusive license-back granted by Assignee to Assignor under that certain Assigned Patent License Agreement between the parties dated as of the Assignment Effective Date.
- 3. <u>Authorization</u>. Assignor hereby authorizes and requests the Commissioner of Patents and Trademarks of the United States and any applicable foreign agency to record this Patent Assignment and issue the Patents to Assignee and its successors, assigns and other legal representatives.
- 4. <u>Further Actions</u>. Each of the Parties covenants and agrees, at its own expense, to execute and deliver, at the reasonable request of the other Party hereto, such further instruments of transfer and assignment and to take such other action as is necessary to the consummation of the assignments and assumptions contemplated by this Patent Assignment.
- 5. <u>Counterparts</u>. This Patent Assignment may be executed in two or more counterparts, all of which, taken together, shall be considered to be one and the same instrument. The exchange of a fully executed Patent Assignment (in counterparts or otherwise) by facsimile transmission, by electronic mail in "portable document format" (".pdf") form, or by any other electronic means intended to preserve the original graphic and pictorial appearance of a document, shall be sufficient to bind the Parties to the terms and conditions of this Patent Assignment.
- 6. <u>Entire Agreement; Modification</u>. With the exception of the Agreement, this Patent Assignment supersedes any arrangements, understandings, promises or agreements made or existing between the Parties hereto prior to or simultaneously with this Patent Assignment and, together with the Agreement (and agreements incorporated by reference therein), constitutes the entire understanding between the Parties. This Patent Assignment may not be modified or amended, except in writing signed by the Parties.

[REMAINDER OF PAGE INTENTIONALLY LEFT BLANK]

IN WITNESS WHEREOF, the Parties have executed this Patent Assignment, made to be effective as of the Assignment Effective Date.

| MIPS Technologies, Inc.   | Bridge Crossing, LLC  |
|---|---|
| By: Sender Uij Title: President and CEO Date:   |   |
| STATE OF )  |   |
| COUNTY OF )   |   |
| me on the basis of satisfactory evidence instrument and acknowledged to me the                                    | , before me RAQUEL LEE MILLEL, Notary Public, personally known to me (or proved to ce) to be the person whose name is subscribed to the within that he executed the same in his authorized capacity, and that by his a, or the entity upon behalf of which the person acted, executed the |
| I certify under PENALTY OF PERJU paragraph is true and correct.   | RY under the laws of the State of California that the foregoing   |
| RAQUEL LEE MILLER Commission # 1921315 Notary Public - California Santa Glara County My Comm. Expires Feb 6, 2015 | WITNESS my hand and official seal.  **Manual Mala Mulls** Signature of Notary   |

| Assignment Effective                               |   |  |
|--|---|--|
| MIPS Technologies                                  | , Inc.  | Bridge Crossing, LLC                                     |
| Ву:  |   | By:  |
| Print Name:  |   | Print Name: DANIGE P. M.CO.O.                            |
| litle:   | -   | Title:   |
| Date:  |   | Date: Pebruan 7, 2017                                    |
| STATE OF   | )   |  |
| COUNTY OF  | )   |  |
| On   | , before  | me . Notary Public                                       |
| instrument and acknow                              | factory evidence) to be a<br>ledged to me that he exc | me, Notary Public,                                       |
| I certify under PENAL;<br>paragraph is true and co | TY OP PERJURY unde<br>orrect.                         | r the laws of the State of California that the foregoing |
|  |   | WITNESS my hand and official seal.                       |
|  |   | Signature of Notary                                      |

### SCHEDULE 1 Patents

## Registered U.S. Assigned Patents:

| High Performance RISC Instruction Set Digital Signal Processor Having Circular Buffer Control and Looping Instruction Commands (as amended)      | 7/15/2008  | 7401205 | 8/11/2000  | 09/637500 | S  |
|--|------------|---------|------------|-----------|----|
| Methods and Apparatus for Improving Fetching and Dispatch of Instructions in Multithreaded Processor   | 4/25/2006  | 7035997 | 7/14/2000  | 09/616385 | SU |
| Methods and Apparatus for Managing a Buffer of Events in the Background  | 4/18/2006  | 7032226 | 6/30/2000  | 09/608750 | US |
| Background Memory Manager That Determines if Data Structures Fit in Memory with Memory State Transactions Map                                    | 3/10/2009  | 7502876 | 6/23/2000  | 09/602279 | S  |
| Instruction Fetching System in a Multithreaded Processor Utilizing Cache Miss Predictions to Fetch Instructions from Multiple Hardware Streams   | 6/26/2007  | 7237093 | 6/16/2000  | 09/595776 | US |
| Method and Apparatus for Implementing Atomicity of Memory Operations in Dynamic Multi-Streaming Processors                                       | 8/14/2007  | 7257814 | 6/12/2000  | 09/592106 | US |
| Data Transfer Bus Communication Using Single Request to Perform Command and Return Data to Context Associated Destination Registration (Amended) | 1/9/2007   | 7162615 | 6/12/2000  | 09/591510 | US |
| Wire-speed Multi-Dimensional Packet Classifier   | 5/9/2006   | 7043467 | 6/2/2000   | 09/586115 | US |
| Flush-to-nearest mode to improve floating-point accuracy over existing flush-to-zero mode  | 2/7/2006   | 6996596 | 5/23/2000  | 09/577238 | US |
| Instruction Prediction Based on Filtering  | 7/23/2002  | 6425076 | 4/6/2000   | 09/544352 | US |
| Method and Apparatus for Tracking and Update of LRU Algorithm Using Vectors  | 9/3/2002   | 6446171 | 3/2/2000   | 09/517272 | SU |
| Scratchpad RAM with Cache-Like Access Times  | 8/6/2002   | 6430655 | 1/31/2000  | 09/494488 | US |
| Output-Synchronization Free, High-Fanin Dynamic OR/NOR Gate  | 2/13/2001  | 6188248 | 8/26/1999  | 09/383401 | US |
| Burst-Configurable Data Bus  | 5/21/2002  | 6393500 | 8/12/1999  | 09/373095 | SU |
| Coherent Data Apparatus for an On-Chip Split Transaction System Bus  | 1/20/2004  | 6681283 | 8/12/1999  | 09/373094 | US |
| Data Release to Reduce Latency in On-Chip System Bus   | 8/5/2003   | 6604159 | 8/12/1999  | 09/373093 | US |
| Locked Read/Write on Separate Address/Data Bus Using Write Barrier   | 12/3/2002  | 6490642 | 8/12/1999  | 09/373092 | US |
| Scalable On-Chip System Bus  | 12/10/2002 | 6493776 | 8/12/1999  | 09/373091 | SU |
| Processor Having a Conditional Branch Extension of an Instruction Set Architecture   | 5/4/2004   | 6732259 | 7/30/1999  | 09/364789 | US |
| Processor Having an Arithmetic Extension of an Instruction Set Architecture  | 3/30/2004  | 6714197 | 7/30/1999  | 09/364787 | US |
| Processor Having a Compare Extension of an Instruction Set Architecture  | 7/10/2007  | 7242414 | 7/30/1999  | 09/364786 | US |
| Floating-Point Processor with Improved Intermediate Result Handling  | 2/24/2004  | 6697832 | 7/30/1999  | 09/364514 | US |
| Processor with Improved Accuracy for Multiply-Add Operations   | 3/18/2008  | 7346643 | 7/30/1999  | 09/364512 | US |
| System and Method for Improving the Accuracy of Reciprocal and Reciprocal Square Root Operations Performed by a Floating Point Unit              | 6/28/2005  | 6912559 | 7/30/1999  | 09/363637 | US |
| Low Latency System Bus Interface For Multi-Master Processing Environments  | 5/4/2004   | 6732208 | 5/27/1999  | 09/318551 | SU |
| Interrupt and Exception Handling for Multi-Streaming Digital Processors  | 3/28/2006  | 7020879 | 5/14/1999  | 09/312302 | US |
| Register File Access   | 2/5/2002   | 6345354 | 4/29/1999  | 09/302246 | US |
| Interstream Control and Communications for Multi-Streaming Digital Processors  | 5/14/2002  | 6389449 | 3/22/1999  | 09/273810 | US |
| Alignment & Ordering of Vector Elements for Single Instruction Multiple Data  Processing   | 7/24/2001  | 6266758 | 3/5/1999   | 09/263798 | US |
| Register Transfer Unit for Electronic Processor  | 9/18/2001  | 6292888 | 1/27/1999  | 09/240012 | SU |
| Method for Providing Extended Precision in SIMD Vector Arithmetic Operations   | 1/2/2007   | 7159100 | 12/30/1998 | 09/223046 | SU |
|  |            |         |            |           |    |

| in Background Memory Management  | 77 17 2000 | 1010000 | 1002/11/0  | 031001337 | ç   |
|--|------------|---------|------------|-----------|-----|
| Method and Annarative for Allocating and De-allocating Consecutive Blocks of Memory  | 7/11/2006  | 7076630 | 6/14/2001  | 00/881034 | SII |
| Processing in Multi-Stream Packet Processing   | 1/19/2010  | /049901 | 0/13/2001  | 09/881028 | 5   |
| Shariff and victure of shariff of the shariff of th | 1/10/2010  | 700001  | 5/0/2001   | 00/001/00 |     |
| System and Method for Speeding I'm EITAG Block Data Transfers  | 9000/00/9  | 7065675 | 5/8/2001   | 09/850195 | N   |
| Trace Control Based on a Characteristic of a Processor's Operating State   | 2/13/2007  | 7178133 | 4/30/2001  | 09/844673 | US  |
| Dynamic Selection of a Compression Algorithm for Trace Data  | 6/27/2006  | 7069544 | 4/30/2001  | 09/844672 | US  |
| Program Counter and Data Tracing from a Multi-Issue Processor  | 10/17/2006 | 7124072 | 4/30/2001  | 09/844671 | US  |
| Tracing Out-of-Order Load Data   | 1/23/2007  | 7168066 | 4/30/2001  | 09/844670 | US  |
| Trace Control From Hardware and Software   | 2/27/2007  | 7185234 | 4/30/2001  | 09/844669 | US  |
| External Trace Synchronization via Periodic Sampling   | 11/7/2006  | 7134116 | 4/30/2001  | 09/844668 | US  |
| User-Controlled Trace Records  | 2/20/2007  | 7181728 | 4/30/2001  | 09/844271 | US  |
| Mapping System and Method for Instruction Set Processing   | 5/4/2010   | 7711926 | 4/18/2001  | 09/836541 | US  |
| Mechanism to Extend Computer Memory Protection Schemes   | 11/4/2003  | 6643759 | 3/30/2001  | 09/822796 | US  |
| System, Method and Computer Program Product for Web-Based Integrated Circuit Design  | 5/25/2004  | 6742165 | 3/28/2001  | 09/818946 | US  |
| Prefetching Hints  | 10/24/2006 | 7127586 | 3/12/2001  | 09/804677 | US  |
| System and Method for Extracting Fields from Fackets Having Fields Spread Over More Than One Register  | 3/2/2006   | /039060 | 3/1/2001   | 09//99610 | S   |
| Extended-Precision Accumulation of Multiplier Output   | 2/20/2007  | 7181484 | 2/21/2001  | 09/788685 | SO  |
| Microprocessor Instructions for Performing Polynomial Arithmetic Operations  | 5/4/2010   | 7711763 | 2/21/2001  | 09/788684 | US  |
| Partial Bitwise Permutations   | 6/26/2007  | 7237097 | 2/21/2001  | 09/788683 | US  |
| Virtual Instruction Expansion Based on Template and Parameter Selector Information Specifying Sign-Extension or Concatenation  | 1/9/2007   | 7162621 | 2/21/2001  | 09/788682 | US  |
| Binary Polynomial Multiplier   | 10/6/2009  | 7599981 | 2/21/2001  | 09/788670 | US  |
| Coprocessor Interface Transferring Multiple Instructions Simultaneously Along with Issue Path Designation and/or Issue Order Designation for the Instructions  | 6/22/2004  | 6754804 | 12/29/2000 | 09/753239 | S   |
| Configurable Coprocessor Interface   | 10/23/2007 | 7287147 | 12/29/2000 | 09/751748 | US  |
| Configurable Out-of-Order Data Transfer in a Coprocessor Interface   | 6/26/2007  | 7237090 | 12/29/2000 | 09/751747 | US  |
| Queuing System for Processors in Packet Routing Operations   | 6/6/2006   | 7058064 | 12/14/2000 | 09/737375 | US  |
| Output-Synchronization Free, High-Fanin Dynamic OR/NOR Gate  | 9/10/2002  | 6448817 | 12/13/2000 | 09/734713 | SU  |
| Clustering Stream and/or Instruction Queues for Multi-Streaming Processors   | 4/25/2006  | 7035998 | 11/3/2000  | 09/706157 | SU  |
| Fetch and Dispatch Disassociation Apparatus for Multi-Streaming Processors   | 11/21/2006 | 7139898 | 11/3/2000  | 09/706154 | SU  |
| Changing Instruction Set Architecture Mode by Comparison of Current Instruction Execution Address with Boundary Address Register Values  | 12/12/2006 | 7149878 | 10/30/2000 | 09/702112 | SD  |
| System for Prediction and Control of Power Consumption in Digital Systems  | 9/23/2003  | 6625737 | 9/20/2000  | 09/665099 | SU  |
| Alignment & Ordering of Vector Elements for Single Instruction Multiple Data Processing  | 3/27/2007  | 7197625 | 9/15/2000  | 09/662832 | US  |
| Register Set Extension for Compressed Instruction Set  | 11/18/2003 | 6651160 | 9/1/2000   | 09/654064 | US  |
|  |            |         | Ì          |           |     |

| Microprocessor with Improved Data Stream Prefetching   | 2/13/2007  | 7177985 | 5/30/2003  | 10/449825 | SO |
|--|------------|---------|------------|-----------|----|
| Microprocessor with Improved Data Stream Prefetching   | 3/20/2007  | 7194582 | 5/30/2003  | 10/449818 | SU |
| System and Method to Trace High-Performance Multi-Issue Processors   | 1/2/2007   | 7159101 | 5/28/2003  | 10/448324 | SD |
| Apparatus and Method for Discovering a Scratch Pad Memory Configuration  | 12/28/2004 | 6836833 | 10/22/2002 | 10/278537 | US |
| Apparatus and Method for Generating Multi-Phase Signals with Digitally Controlled Trim Capacitors  | 1/17/2006  | 6987405 | 10/18/2002 | 10/274424 | US |
| Full Scan Solution for Latched-Based Design  | 7/17/2007  | 7246287 | 9/26/2002  | 10/255107 | US |
| Extended Precision Accumulator   | 5/29/2007  | 7225212 | 7/16/2002  | 10/195522 | SD |
| Interface with Credit-Based Flow Control and Sustained Bus Signals   | 3/22/2011  | 7911952 | 7/12/2002  | 10/193682 | SU |
| Mechanism for Proxy Management of Multiprocessor Storage Hierarchies   | 2/21/2006  | 7003630 | 6/27/2002  | 10/186330 | US |
| Mechanism for Proxy Management of Multiprocessor Virtual Memory  | 3/21/2006  | 7017025 | 6/27/2002  | 10/186290 | SU |
| Apparatus and Method for Relative Position Annotation of Standard Cell Components to Facilitate Datapath Design                            | 4/19/2005  | 6883156 | 5/31/2002  | 10/159818 | US |
| Random Cache Line Refill Order   | 12/18/2007 | 7310706 | 5/10/2002  | 10/141926 | SD |
| Random Slip Generator  | 1/8/2008   | 7318145 | 5/9/2002   | 10/141579 | US |
| Method and Apparatus for Redirection of Operations Between Interfaces  | 11/1/2005  | 6961819 | 4/26/2002  | 10/135004 | Sn |
| Interstream Control and Communications for Multi-Streaming Digital Processors  | 9/7/2004   | 6789100 | 2/8/2002   | 10/071547 | SU |
| Method and Apparatus for Binding Shadow Registers to Vectored Interrupts   | 2/3/2009   | 7487339 | 10/12/2001 | 09/977084 | SU |
| Method and Apparatus for Overflowing Data Packets to a Software-Controlled Memory when they do not Fit into a Hardware-controlled Memory   | 12/26/2006 | 7155516 | 9/25/2001  | 09/964827 | SD |
| Functional Validation of a Packet Management Unit  | 7/25/2006  | 7082552 | 9/11/2001  | 09/954290 | SU |
| Extended Instruction Set for a Packet Processing Applications  | 11/21/2006 | 7139901 | 9/7/2001   | 09/948919 | SD |
| Prediction of Packet Flow, Packet Header and Packet Payload  | 8/19/2008  | 7415531 | 8/22/2001  | 09/935446 | SU |
| Method for Allocating Memory Space for Limited Packet Head and/or Tail Growth  | 6/20/2006  | 7065096 | 8/20/2001  | 09/933934 | US |
| Context Selection and Activation Mechanism for Activating One of a Group of Inactive Contexts in a Processor Core for Servicing Interrupts | 1/16/2007  | 7165257 | 8/10/2001  | 09/927129 | US |
| Control of Software Decompression through the use of Exceptions Due to Unaligned Instruction Fetch   | 9/12/2006  | 7107439 | 8/10/2001  | 09/925314 | SU |
| Methods and Apparatus for Preventing Undesirable Packet Download with Pending Read/Write Operation in Data Packet Processing               | 6/6/2006   | 7058065 | 8/7/2001   | 09/924755 | SU |
| Programmable Page Table Access   | 4/27/2004  | 6728859 | 7/13/2001  | 09/905185 | US |
| Method and Apparatus for Non-Speculative Pre-Fetch Operation in Data Packet Processing   | 5/9/2006   | 7042887 | 7/5/2001   | 09/900393 | S  |
| Trace Control Block Implementation and Method  | 5/30/2006  | 7055070 | 6/29/2001  | 09/894832 | US |
| Distributed TAP Controller   | 6/22/2007  | 7231551 | 6/29/2001  | 09/894831 | US |
| Optimized External Trace Formats   | 5/9/2006   | 7043668 | 6/29/2001  | 09/894830 | US |
| Inhibition Feature to System for Prediction and Control of Power Consumption in Digital Systems  | 12/13/2005 | 8716769 | 6/28/2001  | 09/894812 | SU |
| Method and Apparatus for Saving and Restoring Processor Register Values and Allocating and Deallocating Stack Memory                       | 11/30/2004 | 6826681 | 6/18/2001  | 09/882285 | Sn |
|  |            |         |            |           |    |

| 7/31/2012 Processor Core and Multiplier That Support Both Vector and Single Value Multiplication 7/24/2012 Processor Core and Multiplier that Support a Multiply and Difference Operation by Inverting Sign Bits in Booth Recoding 3/16/2010 Multithreading Instruction Scheduler Employing Thread Group Priorities 12/15/2009 Method and Apparatus for Redirection of Operations Between Interfaces 11/17/2009 Method and Apparatus for Masking a Microprocessor Execution Signature 5/4/2010 Processor Core and Method for Managing Branch Misprediction in an Out-of-Order Processor Core and Method for Managing Program Counter Redirection in an Out-of-Order Processor Pipeline | 7711934<br>7734901 | 10/31/2005 | 11/261655 | US  |
|--|--------------------|------------|-----------|-----|
| 199  | 7711934            |            |           |     |
| 19 9   | 7711024            | 10/21/2002 | +C0102/11 | Č   |
|  | 7000207            | 10/24/2005 | 11061657  | 5   |
|  | 7620022            | 10/2/12002 | 11/214400 | 5   |
|  | 7631610            | 20000000   | 11014466  | 5   |
|  | 7691014            | SOUCHELL   | 11/101258 | IIC |
|  | 8229991            | 5/5/2005   | 11/122004 | US  |
|  | 8234326            | 5/5/2005   | 11/121945 | SD  |
| 12/1/2009 Apparatus and Method for Automatic Low Power Mode Invocation in a Multi-Threaded Processor   | 7627770            | 4/14/2005  | 11/107492 | us  |
| 10/6/2009 Apparatus and Method for Software Specified Power Management Performance Using Low Power Virtual Threads   | 7600135            | 4/14/2005  | 11/107489 | SU  |
| ļ  | 7657883            | 3/22/2005  | 11/087070 | S   |
| 9  | 7631130            | 3/22/2005  | 11/087064 | US  |
| 2/10/2009 Fetch Director Employing Barrel-Incrementer-Based Round Robin Apparatus for Use in Multithreading Microprocessor   | 7490230            | 3/22/2005  | 11/087063 | US  |
| 3/17/2009 Return Data Selector Employing Barrel-Incrementer-Based Round Robin Apparatus  | 7506140            | 3/22/2005  | 11/086258 | US  |
| 2/16/2010 Prioritizing Thread Selection Partly Based on Stall Likelihood Providing Status Information of Instruction Operand Register Usage at Pipeline Stages   | 7664936            | 2/4/2005   | 11/051998 | SD  |
|  |                    |            |           |     |
| 7/6/2010 Leaky-Bucket Thread Scheduler in a Multithreading Microprocessor  | 7752627            | 2/4/2005   | 11/051980 | US  |
|  |                    |            |           |     |
| 1/6/2009 HYPERITAG System Including Debug Probe, On-Chip Instrumentation and Protocol  | 7475303            | 12/29/2004 | 11/026324 | SU  |
| 3/24/2009 Apparatus and Method for Discovering a Scratch Pad Memory Configuration  | 7509456            | 12/3/2004  | 11/003120 | SD  |
| 10/9/2007 Restoring Register Values from Stack Memory Using Instruction with Restore Indication  Bit and De-allocation Frame Size Stack Pointer Offset   | 7281123            | 11/23/2004 | 10/994827 | US  |
| 1/18/2011 Microprocessor Instruction Using Address Index Values to Enable Access of a Virtual Buffer in Circular Fashion   | 7873810            | 10/1/2004  | 10/956498 | Sn  |
| 1/1/2008 Microprocessor Instructions for Efficient Bit Stream Extractions  | 7315937            | 10/1/2004  | 10/956490 | US  |
| 2/8/2011 Configurable Co-processor Interface   | 7886129            | 8/20/2004  | 10/923584 | SD  |
| 7/27/2010 Interstream Control and Communications for Multi-Streaming Digital Processors  | 7765546            | 8/18/2004  | 10/921077 | US  |
| 4/27/2010 Multi-ISA Instruction Fetch Unit for a Processor, and Applications Thereof (as amended)  | 7707389            | 10/31/2003 | 10/698061 | US  |
| 6/29/2010 Virtual Machine Coprocessor Facilitating Dynamic Compilation   | 7747989            | 8/8/2003   | 10/637006 | SU  |

| Processor Having a Micro Tag Array That Reduces Data Cache Access Power, and Applications Thereof   | 1/19/2010  | 7650465                               | 8/18/2006   | 11/505865                               | US  |
|---|------------|---------------------------------------|-------------|---|-----|
| Thereof   | 00077070   | 7370170                               | //14/2000   | 11/483737                               | ç   |
| Microprocessor with improved Data Stream referenting  | 6007/07/1  | 7270178                               | 0/11/1/00   | 11/403937                               | 03  |
| Mississipprocessor with Improved Date Chron Profession  | 1/20/2000  | 7490760                               | 9/11/2006   | 11/462057                               | 118 |
| Microprocessor with Improved Data Stream Prefetching  | 0102/01/2  | 7533220                               | 8/11/2006   | 11/463054                               |     |
| Micronaccor with Improved Date Stream Profession  | 2/16/2010  | 000V97                                | 8/11/2006   | 11/4/2050                               | 311 |
| Microprocessor with Improved Data Stream Prefetching  | 3/31/2009  | 7512740                               | 8/11/2006   | 11/463939                               | US  |
| Dynamic Selection of the Best Compression Algorithm for Trace Data  | 8/3/2010   | 7770156                               | 6/2/2006    | 11/445518                               | US  |
| Apparatus and Method for Processing Template Based User Defined Instructions  | 3/27/2012  | 8145882                               | 5/25/2006   | 11/442696                               | US  |
| Apparatus and Method for Discrete Test Access Control of Multiple Cores   | 12/1/2009  | 7627794                               | 5/25/2006   | 11/442695                               | US  |
| Extended Precision Accumulation   | 12/28/2010 | 7860911                               | 4/25/2006   | 11/410146                               | US  |
| Multithreaded Dynamic Voltage-Frequency Scaling Microprocessor  | 5/18/2010  | 7721127                               | 3/28/2006   | 11/391716                               | US  |
| Configurable Co-Processor Interface   | 3/20/2007  | 7194599                               | 4/29/2006   | 11/380925                               | SU  |
| Functional Validation of a Packet Management Unit   | 1/5/2010   | 7644307                               | 4/29/2006   | 11/380924                               | SU  |
|   | 6/10/2008  | 7386701                               | 2/28/2006   | 11/365280                               | US  |
| System and Method for Propagating Operand Availability Identifiers with Instructions Through a Pipeline in an Out-of-Order Processor (as amended)           | 5/18/2010  | 7721071                               | 2/28/2006   | 11/362764                               | US  |
| Queuing System for Processors in Packet Routing Operations  | 6/23/2009  | 7551626                               | 2/23/2006   | 11/360338                               | SU  |
| Providing Extended Precision in SIMD Vector Arithmetic Operations   | 6/9/2009   | 7546443                               | 1/24/2006   | 11/337440                               | US  |
| Mover Engine that Associates Register Addresses with Memory Addresses   | 011011010  | T E E C T C                           | 11 200 2000 | *************************************** | Č   |
| Conditional Branch Execution in a Processor Having a Write-Tie Instruction and a Data   | 5/18/2010  | 7721075                               | 1/23/2006   | 11/336938                               | US  |
| Conditional Branch Execution in a Processor Having a Read-Tie Instruction and a Data  Mover Engine that Associates Register Addresses with Memory Addresses | 5/18/2010  | 7721074                               | 1/23/2006   | 11/336937                               | US  |
| Associates Register Addresses with Memory Addresses   | 010010     | i i i i i i i i i i i i i i i i i i i |             | 11000000                                | C   |
| Conditional Branch Execution in a Processor Having a Data Mover Engine That   | 5/18/2010  | 7721073                               | 1/23/2006   | 11/336923                               | S   |
| Method and Apparatus for Binding Shadow Registers to Vectored Interrupts  | 5/15/2012  | 8181000                               | 4/17/2006   | 11/279914                               | US  |
| System and Method for Extracting Fields from Packets Having Fields Spread Over More Than One Register   | 8/25/2009  | 7581091                               | 4/10/2006   | 11/279136                               | Sn  |
| Method for Allocating Memory Space for Limited Packet Head and/or Tail Growth   | 3/27/2007  | 7197043                               | 4/6/2006    | 11/278901                               | US  |
| Method and Apparatus for Non-Speculative Pre-Fetch Operation in Data Packet Processing  | 10/9/2007  | 7280548                               | 4/6/2006    | 11/278890                               | S   |
| Methods and Apparatus for Improving Fetching and Dispatch of Instructions in Multithreaded Processors   | 4/27/2010  | 7707391                               | 4/6/2006    | 11/278874                               | S   |
| Methods and Apparatus for Managing a Buffer of Events in the Background   | 2/9/2010   | 7661112                               | 4/5/2006    | 11/278747                               | US  |
| Queuing System for Processors in Packet Routing Operations  | 5/11/2010  | 7715410                               | 3/23/2006   | 11/277293                               | US  |
| Interrupt and Exception Handling for Multi-Streaming Digital Processors   | 12/16/2008 | 7467385                               | 3/21/2006   | 11/277101                               | SU  |
| Processor Accessing a Scratch Pad On-Demand to Reduce Power Consumption   | 2/24/2009  | 7496771                               | 11/15/2005  | 11/272737                               | SU  |
| Microprocessor Having a Power-Saving Instruction Cache Way Predictor and Instruction Replacement Scheme   | 7/14/2009  | 7562191                               | 11/15/2005  | 11/272719                               | US  |
|   |            |                                       |             |   |     |

| US                                 | S  | US   | US   | US   | US                               | us                             | us  | US   | SU   | Sn   | US  | US   | US   | US   | US   | US   | us   | US   | US  | S  | US  | US  | SD  | Sn  |
|------------------------------------|--|--|--|--|----------------------------------|--------------------------------|---|--|--|--|---|--|--|--|--|--|--|--|---|--|---|---|---|---|
| 11/674924                          | 11/644001  | 11/640491  | 11/636462  | 11/620362  | 11/616558                        | 11/616539                      | 11/611064   | 11/566870  | 11/557005  | 11/552764  | 11/552640   | 11/549418  | 11/549413  | 11/545706  | 11/539322  | 11/537584  | 11/532523  | 11/532522  | 11/532521   | 11/532520  | 11/517569                                     | 11/515723   | 11/515720   | 11/505869   |
| 2/14/2007                          | 12/22/2006   | 12/18/2006   | 12/11/2006   | 1/5/2007   | 12/27/2006                       | 12/27/2006                     | 12/14/2006  | 12/5/2006  | 11/6/2006  | 10/25/2006   | 10/25/2006  | 10/13/2006   | 10/13/2006   | 10/11/2006   | 10/6/2006  | 9/29/2006  | 9/16/2006  | 9/16/2006  | 9/16/2006   | 9/16/2006  | 9/8/2006                                      | 9/6/2006  | 9/6/2006  | 8/18/2006   |
| 7698533                            | 7617388  | 8078846  | 7509480  | 7660969  | 7840874                          | 7865647                        | 7509447   | 7765554  | 8185879  | 7877481  | 7529915   | 7509459  | 7506106  | 7594079  | 7406586  | 7702055  | 7990989  | 7961745  | 7773621   | 7760748  | 8151093                                       | 8032734   | 7647475   | 7657708   |
| 4/13/2010                          | 2/3/2009   | 12/13/2011   | 3/24/2009  | 2/9/2010   | 11/23/2010                       | 1/4/2011                       | 3/24/2009   | 7/27/2010  | 5/22/2012  | 1/25/2011  | 5/5/2009  | 3/24/2009  | 3/17/2009  | 9/22/2009  | 7/29/2008  | 4/20/2010  | 8/2/2011   | 6/14/2011  | 8/10/2010   | 7/20/2010  | 4/3/2012                                      | 10/4/2011   | 1/12/2010   | 2/2/2010  |
| Configurable Coprocessor Interface | Virtual Instruction Expansion Using Parameter Selector Defining Logic Operation on Parameters for Template Opcode Substitution  Method and Amazatus for Rinding Shadow Registers to Vectored Internate | Conditional Move Instruction Formed Into One Decoded Instruction to be Graduated and Another Decoded Instruction to be Invalidated | Boundary Address Registers for Selection of ISA Mode | Multithreading Instruction Scheduler Employing Thread Group Priorities | Speculative Cache Tag Evaluation | Efficient Resource Arbitration | Barrel-Incrementer-Based Round-Robin Apparatus and Instruction Dispatch Scheduler Employing Same for Use in Multithreading Microprocessor | Context Selection and Activation Mechanism for Activating one of a Group of Inactive Contexts in a Processor Core for Servicing Interrupts | External Trace Synchronization via Periodic Sampling | Method and Apparatus for Overflowing Data Packets to a Software-Controlled Memory when they do not Fit into a Hardware-controlled Memory | Context Switching Processor with Multiple Context Control Register Sets Including Write Address Register Identifying Destination Register for Waiting Context to Store Returned Data From External Source | Microprocessor with Improved Data Stream Prefetching | Microprocessor with Improved Data Stream Prefetching | Data Cache Virtual Hint Way Prediction, and Applications Thereof | Fetch and Dispatch Disassociation Apparatus for Multi-Streaming Processors | Apparatus and Method for Tracing Processor State From Multiple Clock Domains | Transaction Selector Employing Transaction Queue Group Priorities in Multi-Port Switch | Bifurcated Transaction Selector Supporting Dynamic Priorities in Multi-Port Switch | Transaction Selector Employing Round-Robin Apparatus Supporting Dynamic Priorities in Multi-Port Switch | Transaction Selector Employing Barrel-Incrementer-Based Round-Robin Apparatus Supporting Dynamic Priorities in Multi-Port Switch | Software Programmable Hardware State Machines | Coprocessor Load Data Queue for Interfacing an Out-Of-Order Execution Unit with an In-Order Coprocessor | System for Synchronizing an In-Order Co-processor with an Out-of-Order Processor Using a Co-processor Interface Store Data Queue (as amended) | Methods for Reducing Data Cache Access Power in a Processor, and Applications Thereof |

|  | 4/10/2011  | 7025067 | 13333      | 10/3/0101 |    |
|--|------------|---------|------------|-----------|----|
|  |            |         |            |           |    |
| Thread Instruction Fetch Based On Prioritized Selection From Plural Round-Robin Outputs For Different Thread States  | 12/13/2011 | 8078840 | 12/30/2008 | 12/346652 | US |
| Interrupt and Exception Handling for Multi-Streaming Digital Processors  | 3/1/2011   | 7900207 | 11/19/2008 | 12/274104 | US |
| Trace Control From Hardware and Software   | 1/5/2010   | 7644319 | 8/7/2008   | 12/187631 | US |
| Method and Apparatus for Predicting Characteristics of Incoming Data Packets to Enable Speculative Processing to Reduce Processor Latency                  | 12/13/2011 | 8077734 | 8/4/2008   | 12/185594 | US |
| Microprocessor with Improved Data Stream Prefetching   | 10/26/2010 | 7822943 | 8/4/2008   | 12/185587 | US |
| Fetch and Dispatch Decoupling Mechanism for Multi-Streaming Processors   | 12/22/2009 | 7636836 | 7/15/2008  | 12/173560 | SU |
| Latest Producer Tracking in Out-of-Order Processor   | 6/29/2010  | 7747840 | 4/16/2008  | 12/104308 | US |
| Apparatus and Method for Condensing Trace Information in a Multi-Processor System  | 7/24/2012  | 8230202 | 3/31/2008  | 12/060204 | US |
| Efficient, Scalable and High Performance Mechanism for Handling IO Requests  | 8/16/2011  | 8001283 | 3/12/2008  | 12/047257 | US |
| Virtual Processor Based Security for On-Chip Memory, and Applications Thereof  | 9/20/2011  | 8024539 | 1/28/2008  | 12/021110 | US |
| Clock Ratio Controller for Dynamic Voltage and Frequency Scaled Digital Systems, and Applications Thereof  | 11/1/2011  | 8051320 | 12/12/2007 | 12/000413 | US |
| Automated Digital Circuit Design Tool that Reduces or Eliminates Adverse Timing Constraints Due to an Inherent Clock Signal Skew, and Applications Thereof | 3/29/2011  | 7917882 | 10/26/2007 | 11/976713 | US |
| Apparatus and Method for Controlling the Exclusivity Mode of a Level-Two Cache   | 3/29/2011  | 7917699 | 12/21/2007 | 11/963503 | US |
| Processor with Improved Accuracy for Multiply-Add Operations   | 9/20/2011  | 8024393 | 12/3/2007  | 11/949418 | SU |
| Random Cache Line Refill Order   | 5/29/2012  | 8190665 | 11/21/2007 | 11/943751 | US |
| Method and Apparatus for Improved Computer Load and Store Operations   | 5/5/2009   | 7529907 | 10/22/2007 | 11/876442 | us |
| Method and Apparatus for Saving and Restoring Processor Register Values and Allocating and Deallocating Stack Memory                                       | 6/15/2010  | 7739484 | 10/5/2007  | 11/868429 | US |
| Support for Multiple Coherence Domains   | 3/6/2012   | 8131941 | 9/21/2007  | 11/859198 | US |
| Power Management for System Having One or More Integrated Circuits   | 11/29/2011 | 8069354 | 8/14/2007  | 11/838648 | US |
| Processor Having a Compare Extension of an Instruction Set Architecture  | 5/25/2010  | 7724261 | 6/4/2007   | 11/806845 | US |
| Avoiding Livelock Using Intervention Messages in Multiple Core Processors  | 8/3/2010   | 7769958 | 6/22/2007  | 11/767261 | US |
| Preventing Writeback Race in Multiple Core Processors  | 8/3/2010   | 7769957 | 6/22/2007  | 11/767225 | US |
| Full Scan Solution for Latched-Based Design  | 6/2/2009   | 7543207 | 6/15/2007  | 11/764137 | SU |
| System Debug and Trace System and Method, and Applications Thereof   | 2/8/2011   | 7886150 | 5/11/2007  | 11/747666 | US |
| Alignment and Ordering of Vector Elements for Single Instruction Multiple Data Processing  | 9/7/2010   | 7793077 | 2/6/2007   | 11/702659 | US |
| Protecting Trade Secrets During the Design and Configuration of an Integrated Circuit Semiconductor Design   | 8/10/2010  | 7774723 | 3/9/2007   | 11/684205 | US |
| System and Method for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design  | 1/24/2012  | 8103987 | 3/9/2007   | 11/684156 | US |
| Method and Apparatus for Implementing Atomicity of Memory Operations in Dynamic Multi-Streaming Processors   | 1/19/2010  | 7650605 | 2/20/2007  | 11/676541 | US |
| Trace Control From Hardware and Software   | 8/12/2008  | 7412630 | 2/16/2007  | 11/676242 | S  |

# U.S. Assigned Patent Applications:

|    | Sn                                   | US  | ( oundy         |
|----|--------------------------------------|---|-----------------|
|    | 13/161332                            | 10/637005   | Application No. |
|    | 6/15/2011                            | 8/8/2003  | Filing Date     |
|    |                                      |   | Publication No. |
| 15 |                                      |   | Publ Date       |
|    | Programmable Memory Address Segments | Virtual Machine Coprocessor for Accelerating Software Execution | <b>新林</b>       |

| Mcchanism for Maintaining Consistency of Data Written by IO Devices  | 10/1/2009  | 0248988A1 | 3/28/2008  | 12/058117 | SO |
|--|------------|-----------|------------|-----------|----|
| Low-overhead/Power-Saving Processor Synchronization Mechanism, and Applications Thereof  | 3/5/2009   | 0063881A1 | 8/31/2007  | 11/896424 | SD |
| Speculative Read In a Cache Coherent Microprocessor  | 4/2/2009   | 0089510A1 | 9/28/2007  | 11/864363 | US |
| Apparatus and Method for Evaluating a Free-Running Trace Stream  | 2/5/2009   | 0037886A1 | 7/30/2007  | 11/830795 | US |
| High-Performance RISC-DSP  | 10/11/2007 | 0239967A1 | 3/27/2007  | 11/727640 | US |
| Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design                                   | 9/11/2008  | 0222581A1 | 3/9/2007   | 11/684189 | US |
| Systems and Methods for Controlling the Use of Processing Algorithms, and Applications Thereof   | 7/31/2008  | 0184361A1 | 1/26/2007  | 11/627899 | US |
| Extended Instruction Set for Packet Processing Applications  | 3/29/2007  | 0074014A1 | 9/12/2006  | 11/530945 | Sn |
| Load/Store Unit for a Processor, and Applications Thereof  | 4/3/2008   | 0082794A1 | 9/29/2006  | 11/529728 | US |
| Detection and Prevention of Write-After-Write Hazards, and Applications Thereof  | 4/3/2008   | 0082793A1 | 9/29/2006  | 11/529710 | US |
| Latest Producer Tracking in an Out-of-Order Processor, and Applications Thereof  | 1/17/2008  | 0016326A1 | 7/14/2006  | 11/485960 | US |
| Compact Linked-List-Based Multi-Threaded Instruction Graduation Buffer   | 8/30/2007  | 1A6E11020 | 2/28/2006  | 11/362763 | Sn |
| Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking |            |           | 11/22/2011 | 61/562975 | SD |
| Apparatus and Method for Low Overhead Correlation of Multi-Processor Trace Information   |            |           | 9/10/2012  | 13/609047 | S  |
| MICROCONTROLLER WITH VIRTUALIZED SECURITY CONTROLS USING GUEST IDENTIFICATIONS, A COMMON KERNEL ADDRESS SPACE AND OPERATIONAL PRIVILEGES   |            |           | 9/4/2012   | 13/603280 | US |
| Carry Look-Ahead Adder with Generate Bits and Propagate Bits Used for Column Sums  |            |           | 6/29/2012  | 13/538984 | US |
| Support for Multiple Coherence Domains   |            |           | 1/30/2012  | 13/361441 | SU |
| MULTITHREADED OPERATION OF A MICROPROCESSOR CACHE  |            |           | 1/27/2012  | 13/360319 | SD |
| Merged Floating Point Operation Using a Modebit  |            |           | 1/25/2012  | 13/358399 | SU |
| System for Compression of Fixed Width Variables in a CPU Hardware Trace  |            |           | 12/16/2011 | 13/328781 | US |
| Apparatus and Method for Accelerated Hardware Page Table Walk  |            |           | 6/24/2011  | 13/168870 | US |
| Apparatus and Method for Hardware Initiation of Emulated Instructions  |            |           | 6/15/2011  | 13/161354 | US |
|  |            |           |            |           |    |

| Clock Ratio Controller for Dynamic Voltage and Frequency Scaled Digital Systems, and Appli   | 2/9/2012   | 0036380 A1      | 10/20/2011 | 13/277856 | SD |
|--|------------|-----------------|------------|-----------|----|
| Interrupt and Exception Handling for Multi-Streaming Digital Processors  | 6/23/2011  | 2011-0154347    | 3/7/2011   | 13/041948 | US |
| Alignment and Ordering of Vector Elements for Single Instruction Multiple Data Processing  | 3/3/2011   | 2011-0055497    | 9/3/2010   | 12/875268 | Sn |
| System and Method for Automatic Hardware Interrupt Handling  | 2/2/2012   | 0030392 A1      | 7/30/2010  | 12/847772 | US |
| Processor Core and Method for Managing Program Counter Redirection in an Out-of-<br>Order Processor Pipeline                                     | 12/2/2010  | 2010-0306513    | 6/4/2010   | 12/794370 | Sn |
| Microprocessor with Compact Instruction Set Architecture   | 12/9/2010  | 2010-0312991    | 3/26/2010  | 12/748102 | S  |
| System and Method for Improving Memory Transfer  | 8/5/2010   | 0199054A1       | 1/5/2010   | 12/652598 | Sn |
| Data Cache Virtual Hint Way Prediction, and Applications Thereof   | 1/14/2010  | 0011166A1       | 9/21/2009  | 12/563840 | Sn |
| Variable Register and Immediate Field Encoding in an Instruction Set Architecture  | 11/11/2010 | 2010-0287359-A1 | 5/11/2009  | 12/464027 | S  |
|  | 11/12/2009 | 0282220A1       | 5/8/2009   | 12/463330 | S  |
| Data Transfer Bus Communication Using Single Request to Perform Command and Return Data to Context Associated Destination Registration (Amended) | 8/20/2009  | 20090210682A1   | 4/24/2009  | 12/429655 | SD |
| Apparatus for Storing Instructions In a Multithreading Microprocessor  | 10/29/2009 | 0271592A1       | 4/23/2009  | 12/429029 | S  |
| Method and Apparatus for Improved Computer Load and Store Operations   | 7/23/2009  | 0187739A1       | 3/26/2009  | 12/411913 | us |
| Round-Robin Apparatus and Instruction Dispatch Scheduler Employing Same For Use In Multithreading Microprocessor                                 | 10/1/2009  | 0249351A1       | 3/23/2009  | 12/409363 | US |
| Configurable Instruction Sequence Generation   | 8/6/2009   | 0198986A1       | 3/6/2009   | 12/399330 | US |
| Processor Accessing a Scratch Pad On-Demand to Reduce Power Consumption  | 5/21/2009  | 0132841A1       | 1/22/2009  | 12/357929 | US |
| Coherent Instruction Cache Utilizing Cache-Op Execution Resources  | 6/18/2009  | 0157981A1       | 12/10/2008 | 12/332291 | US |
| Methods, Systems and Computer Program Products for Evaluating Electrical Circuits from Information Stored in Simulation Dump Files               | 3/18/2010  | 0070257A1       | 9/12/2008  | 12/210150 | SU |
| Data Cache Receive Flop Bypass   | 2/25/2010  | 0049953A1       | 8/20/2008  | 12/195053 | US |
| Data Cache Way Prediction  | 2/25/2010  | 0049912A1       | 8/20/2008  | 12/194936 | us |
| Apparatus and Method for Low Overhead Correlation of Multi-Processor Trace Information   | 10/1/2009  | 0249046A1       | 3/31/2008  | 12/060214 | US |

| Software Programmable Hardware State Machines                                   | 8/30/2012 | 2012/0221838 | 2/24/2012  | 13/404350 | US |
|---|-----------|--------------|------------|-----------|----|
| Enable Speculative Processing to Reduce Processor Latency                       |           |              |            |           |    |
| Method and Apparatus for Predicting Characteristics of Incoming Data Packets to | 4/5/2012  | 20120082167  | 12/12/2011 | 13/323006 | US |

### o-Owned Patent

| Country | Status  | Application No. | Filing Date | Registracion No. | Issue Date | Title  |
|---------|---------|-----------------|-------------|------------------|------------|--|
| US      | Granted | 08/167005       | 12/15/1993  | 5572704          | 11/5/1996  | System and Method for Coherency in a Split-Level Data Cache System     |
| US      | Granted | 08/167006       | 12/15/1993  | 5493523          | 2/20/1996  | Mechanism and Method for Integer Divide Involving Pre-Alignment of the |
|         |         |                 |             |                  |            | Divisor Relative to the Dividend                                       |
| US      | Granted | 08/168744       | 12/15/1993  | 5604909          | 2/18/1997  | Apparatus for Processing Instructions in a Computing System            |
| US      | Granted | 08/696788       | 8/14/1996   | 5632025          | 5/20/1997  | System and Method for Coherency in a Split-Level Data Cache System     |
| SU      | Granted | 08/781851       | 1/10/1997   | 5954815          | 9/21/1999  | Apparatus for Processing Instructions in a Computing System            |
| US      | Granted | 09/363635       | 7/30/1999   | 6247124          | 6/12/2001  | Apparatus for Processing Instructions in a Computing System            |
| US      | Granted | 09/863898       | 5/24/2001   | 6691221          | 2/10/2004  | Apparatus for Processing Instructions in a Computing System            |

|    |         | -         |                      |           | AT A LAUVA ANYANIA I V VV MANY AVA I ANIVANI |
|----|---------|-----------|----------------------|-----------|--|
| SU | Granted | 08/166969 | 12/15/1993   5537538 | 7/16/1996 | Debug Mode for a Superscalar RISC Processor  |
|    | !       |           |                      |           |  |

## SCHEDULE 2 Abandoned Patents

| S   | SS   | us            |
|---|--|---------------|
| 08/813500   | 08/772233  | 108/40#625    |
| 3/7/1997  | 122211996  | 3/14/1995     |
| 6594728   | 6236755  | 62162(X)      |
| 7/13/2003   | ]7/24/2001   | W10/2001      |
| Cache Memory with Dual-Way Arrays and Multiplexed Parallel Output | firmshium kookaside buffer with vithal address conflict prevention | Address Queue |

| us  | US  | US  | US  | US  | US   | US   | US   | us   | US  | us  | SU  | US  | US                        | SU                        | US                            | S   | US  | SU   | US  | US  | S  | 110       |
|---|---|---|---|---|--|--|--|--|---|---|---|---|---------------------------|---------------------------|-------------------------------|---|---|--|---|---|--|-----------|
| 08/353169   | 09/404792   | 07/951648   | 08/367661   | 08/003072   | 08/229076  | 07/671560  | 07/679709  | 07/668275  | 08/380428   | 07/564923   | 07/444495   | 08/035544   | 07/983630                 | 07/444637                 | 07/444660                     | 07/496050                                     | 07/156779                                     | 06/859075                                    | 06/827282   | 08/108526   | 00/00-100/   | 00/05/007 |
| 12/8/1994   | 9/24/1999   | 9/25/1992   | 1/3/1995  | 1/11/1993   | 4/18/1994  | 3/19/1991  | 4/3/1991   | 3/11/1991  | 1/30/1995   | 8/9/1990  | 12/1/1989   | 3/23/1993   | 11/30/1992                | 12/1/1989                 | 12/1/1989                     | 3/16/1990                                     | 2/17/1988                                     | 5/2/1986                                     | 2/6/1986  | 8/18/1993   | 7/7/177/   |           |
| Processor Chip Having On-Chip Circuitry for Generating a Programmable External Clock Signal & for Controlling Data. | Processor Chip Having On-Chip Circuitry for Generating a Programmable External Clock Signal & for Controlling Data. | Cache Coherency Mechanism for Multiprocessor System | Cache Coherency Mechanism for Multiprocessor System | Method & Apparatus for Reducing Delays Following the Execution of a Branch Instruction in an Instruction Pipeline | Method & Apparatus for Retarting Pipeline Processing | Method & Apparatus for Retarting Pipeline Processing | Hybrid Cache Having Physical-Cache & Virtual-Cache Characteristics & Method for Accessing Same | Backward Compatible Computer Architecture with Extended Wordsize and Address Space | Method & Apparatus For Byte Order Switching in a Computer | Method & Apparatus For Byte Order Switching in a Computer | Optimized Pipeline Operations for Reduced Instruction Set Computers | Optimized Pipeline Operations for Reduced Instruction Set Computers | Bus Arbitration Mechanism | Bus Arbitration Mechanism | Two-Level Cache Memory System | Variable Delay Line Phase-Locked Loop Circuit | Variable Delay Line Phase-Locked Loop Circuit | Translation Lookaside Buffer Shutdown Scheme | Dual Byte Order Computer Architecture A Functional Unit for Handling Data Sets with Different Byte Orders | System Having an Address Generating Unit & a Log Comparator Packaged as an Integrated Circuit Separate from Cache Log | эўзісні пахнів ан лошезэ Оспетанів Онн ос а гов Сонфанон гаскавен аз ан шевлака Спеці эсрагае поні Сасне гов |           |

| A Method for Providing High Frequency Scan Testability on Low Speed Testers   | 10/30/2002 | 10/283326 | US  |
|---|------------|-----------|-----|
| Full Scan Solution for Latched-Based Design   | 4/4/2002   | 10/115289 | SII |
| Cache Scrambling Interface  | 12/31/2001 | 10/029985 | SU  |
| Partial Bitwise Permutations  | 8/10/2001  | 09/925716 | US  |
| A Co-processor Interface that Enables Coprocessor-Specific Branching  | 12/29/2000 | 09/751746 | US  |
| Translation Lookaside Buffer for Selection of ISA Mode  | 10/30/2000 | 09/702115 | us  |
| Floating-Point Processor with Operating Mode Having Improved Accuracy and High Performance  | 9/16/2005  | 11/228997 | SU  |
| System and Method for Improving the Accuracy of Reciprocal and Reciprocal Square Root Operations Performed by a Floating Point Unit | 6/17/1999  | 09/334927 | S   |
| System and Method for Improving the Accuracy of Reciprocal and Reciprocal Square Root Operations Performed by a Floating Point Unit | 1/25/2002  | 10/055346 | S   |
| Floating-Point Processor with Improved Intermediate Result Handling   | 6/17/1999  | 09/336196 | US  |
| Processor Having a Conditional Branch Extension of an Instruction Set Architecture  | 6/17/1999  | 09/335444 | SU  |
| Processor Having a Conditional Branch Extension of an Instruction Set Architecture  | 2/12/1999  | 09/249498 | us  |
| Processor Having a Compare Extension of an Instruction Set Architecture   | 2/12/1999  | 09/249177 | us  |
| Processor Having a Compare Extension of an Instruction Set Architecture   | 6/17/1999  | 09/336415 | SU  |
| Processor Having an Arithmetic Extension of an Instruction Set Architecture   | 2/12/1999  | 09/249188 | SU  |
| Processor Having an Arithmetic Extension of an Instruction Set Architecture   | 6/17/1999  | 09/335230 | SU  |
| Instruction Prediction Based on Filtering   | 9/19/1997  | 08/934280 | SU  |
| Providing Extended Precision in SIMD Vector Arithmetic Operations   | 12/16/2003 | 10/735804 | S   |
| Memory Translation  | 10/17/1994 | 08/324360 | us  |
| Memory Translation  | 10/14/1994 | 08/324128 | SU  |
| Indexing & Multiplexing of Interleaved Cache Memory Arrays  | 10/14/1994 | 08/324124 | SU  |
| Address Queue   | 10/14/1994 | 08/324129 | SU  |
| Redundant Mapping Tables  | 1/29/1997  | 08/790086 | US  |
| Redundant Mapping Tables  | 10/14/1994 | 08/324127 | SU  |
| Prefetching Hints   | 9/30/1997  | 08/941424 | SU  |
| Load Latency of Zero for Floating Point Load Instructions Using a Load Data Queue   | 3/27/1995  | 08/412212 | S   |
| Load Latency of Zero for Floating Point Load Instructions Using a Load Data Queue   | 12/15/1993 | 08/167004 | SU  |
| Apparatus for Processing Instructions in a Computing System   | 6/7/1995   | 08/476942 | SU  |
| Conflict Resolution in Interleaved Memory Systems with Multiple Parallel Accesses   | 12/15/1993 | 08/168827 | SU  |
| Superscalar Microprocessor Instruction Pipeline Including Dispatching and Kill Control  | 12/15/1993 | 08/168094 | Sn  |
| Memory  |            |           |     |
| RISC Processor Having Improved Instruction Fetching Capability & Utilizing Address Bit Precoding for a Segmented Cache              | 5/17/1993  | 08/064189 | SD  |
| Self-Locating Heat Sink & Electro Magnetic Shield Assembly  | 2/24/1993  | 08/025367 | us  |
| Self-Locating Heat Sink & Electro Magnetic Shield Assembly  | 2/25/1993  | 08/023807 | SU  |
| Self-Locating Heat Sink & Electro Magnetic Shield Assembly  | 3/25/1994  | 08/218145 | US  |
| Processor Chip Having On-Chip Circuitry for Generating a Programmable External Clock Signal & for Controlling Data.                 | 9/9/1992   | 07/942675 | SU  |
|   |            |           |     |

| US 11/6  | US 11/8  | US 11/7                            | US 11/6   | US 11/5   | US 11/5   | US 11/1  | US 11/1  | US 10/7  | US 10/6   | US 10/6   | US 09/8  | US 09/6  | US 11/6   | US 10/6   | US 10/6   |
|--|--|------------------------------------|---|---|---|--|--|--|---|---|--|--|---|---|---|
| 11/655267  | 11/862154  | 1/767239                           | 11/670876   | 11/555122   | 1/537574  | 11/176979  | 11/156270  | 10/777714  | 10/684348   | 10/669129   | 09/826693  | 09/629805  | 11/608725   | 10/633678   | 10/633677   |
| 1/19/2007  | 9/26/2007  | 6/22/2007                          | 2/2/2007  | 10/31/2006  | 9/29/2006   | 7/7/2005   | 6/17/2005  | 2/12/2004  | 10/10/2003  | 9/22/2003   | 4/4/2001   | 7/31/2000  | 12/8/2006   | 8/5/2003  | 8/5/2003  |
| Synthesized Assertions in a Self-Correcting Processor and Applications Thereof | Semiconductor with Hardware Locked Intellectual Property and Related Methods | Reduced Handling of Writeback Data | System, Method and Software Application for the Generation of Verification Programs | Apparatus and Method for Forming a Bus Transaction Trace Stream with Simplified Bus Transaction Descriptors | Apparatus and Method for Tracing Instructions with Simplified Instruction State Descriptors | Multithreading Instruction Scheduler Employing Thread Group Priorities | Multithreading Instruction Scheduler Employing Thread Croup Priorities | Apparatus and Method for Preventing Duplicate Matching Entries in a Translation Lookaside Buffer | Integrated Mechanism for Suspension and Deallocation of Computational Threads of Execution in a Processor | System and Method for Simulating a Multi-Stage Microprocessor | System and Method for Date Cache Bypassing in a Stream Processing Unit for a Multi-Streaming Processor | Method and Apparatus for Improved Computer Load and Store Operations | Apparatus and Method to Trace High Performance Multi-Issue Processors | Virtual Machine Coprocessor for Accelerating Software Execution | Virtual Machine Coprocessor for Accelerating Software Execution |

| Power Reduction Instruction Cache in a Multi-Thread Processor Core   | 1/27/2011  | 61/436931 | us |
|--|------------|-----------|----|
| System and Method for Improving Memory Transfer  | 1/30/2009  | 61/148880 | US |
| Compact Instruction Set Architecture   | 5/8/2008   | 61/051642 | SU |
| Coherent Instruction Cache Utilizing Cache-Op Execution Resources  | 12/12/2007 | 61/013265 | US |
| Horizontally-Shared Cache Victims in Multiple Core Processors  | 10/11/2006 | 60/829099 | US |
| Twice Issued Conditional Move Instruction, and Applications Thereof  | 9/29/2006  | 60/853314 | US |
| Data Cache Virtual Hint Way Prediction, and Applications Thereof   | 9/29/2006  | 60/848047 | US |
| on One Integrated Circuit Through One Set of Signals   |            |           |    |
| HYPERJTAG: Protocol and Design Providing Multiple Independent JTAG Debug Probe Connections to Multiple Processor Cores | 12/29/2003 | 60/533331 | SU |
| Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor                            | 8/28/2003  | 60/499180 | US |
| Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor                            | 9/12/2003  | 60/502358 | US |
| Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor                            | 9/12/2003  | 60/502359 | US |
| Latency Independent Coherence Protocol   | 6/23/2003  | 60/482230 | US |
| Latency Independent Coherence Protocol   | 6/23/2003  | 60/482233 | SU |
| An Improved and Extended Family of Network Services Processors   | 6/7/2001   | 60/297107 | US |
| Queuing System for Processors in Packet Routing Operations   | 2/8/2000   | 60/181364 | US |
| Wire-speed Multi-Dimensional Packet Classifier   | 2/8/2000   | 60/180998 | US |
| Method and Apparatus for Improved Computer Load and Store Operations   | 1/18/2000  | 60/176937 | US |
| Virtual Machine Coprocessor for Accelerating Software Execution  | 8/5/2003   | 60/492312 | SU |
| Virtual Machine Coprocessor for Accelerating Software Execution  | 8/12/2002  | 60/403126 | US |
| Cache Scrambling Interface   | 9/13/2001  | 60/318673 | US |
| Random Cache Line Refill Order   | 6/1/2001   | 60/294605 | SD |
| Random Slip Generator  | 6/1/2001   | 60/294598 | SU |
| High Performance System Bus Interface  | 2/25/1999  | 60/121807 | SU |
|  |            |           |    |

|    | setry (Application No. | Bally Dan |   |
|----|------------------------|-----------|---|
| US | 60/121807              | 2/25/1999 | High Performance System Bus Interface   |
| SU | 60/294598              | 6/1/2001  | Random Slip Generator   |
| US | 60/294605              | 6/1/2001  | Random Cache Line Refill Order  |
| SU | 60/318673              | 9/13/2001 | Cache Scrambling Interface  |
| SU | 60/403126              | 8/12/2002 | Virtual Machine Coprocessor for Accelerating Software Execution                             |
| SU | 60/492312              | 8/5/2003  | Virtual Machine Coprocessor for Accelerating Software Execution                             |
| SU | 60/176937              | 1/18/2000 | Method and Apparatus for Improved Computer Load and Store Operations                        |
| SU | 60/180998              | 2/8/2000  | Wire-speed Multi-Dimensional Packet Classifier  |
| SU | 60/181364              | 2/8/2000  | Queuing System for Processors in Packet Routing Operations                                  |
| SU | 60/297107              | 6/7/2001  | An Improved and Extended Family of Network Services Processors                              |
| SU | 60/482233              | 6/23/2003 | Latency Independent Coherence Protocol  |
| US | 60/482230              | 6/23/2003 | Latency Independent Coherence Protocol  |
| SU | 60/502359              | 9/12/2003 | Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor |
| US | 60/502358              | 9/12/2003 | Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor |

| Power Reduction Instruction Cache in a Multi-Thread Processor Core                          |
|---|
| System and Method for Improving Memory Transfer   |
| Compact Instruction Set Architecture  |
| Coherent Instruction Cache Utilizing Cache-Op Execution Resources                           |
| Horizontally-Shared Cache Victims in Multiple Core Processors                               |
| Twice Issued Conditional Move Instruction, and Applications Thereof                         |
| Data Cache Virtual Hint Way Prediction, and Applications Thereof                            |
| on One Integrated Circuit Through One Set of Signals  |
| HYPERITAG: Protocol and Design Providing Multiple Independent ITAG Debug                    |
| Mechanism for Assuring Quality of Service for Programs Executing on a Multithread Processor |

**RECORDED: 04/04/2017**