PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT5038984

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
ADVANCED MICRO DEVICES, INC.	06/26/2018

RECEIVING PARTY DATA

Name:	INNOVATIVE FOUNDRY TECHNOLOGIES LLC
Street Address:	40 PLEASANT STREET
Internal Address:	SUITE 208
City:	PORTSMOUTH
State/Country:	NEW HAMPSHIRE
Postal Code:	03801

PROPERTY NUMBERS Total: 62

Property Type	Number
Patent Number:	6455938
Patent Number:	6514860
Patent Number:	6515861
Patent Number:	6580122
Patent Number:	6583012
Patent Number:	6586842
Patent Number:	6646326
Patent Number:	6657267
Patent Number:	6657303
Patent Number:	6657304
Patent Number:	6661102
Patent Number:	6689684
Patent Number:	6709954
Patent Number:	6734559
Patent Number:	6762463
Patent Number:	6768204
Patent Number:	6797572
Patent Number:	6803631
Patent Number:	6806126

PATENT REEL: 047014 FRAME: 0777

504992236

Property Type	Number
Patent Number:	6841473
Patent Number:	6855582
Patent Number:	6872647
Patent Number:	6881641
Patent Number:	6881665
Patent Number:	6897527
Patent Number:	6933620
Patent Number:	6939793
Patent Number:	6989604
Patent Number:	6991990
Patent Number:	7005357
Patent Number:	7009226
Patent Number:	7033940
Patent Number:	7049666
Patent Number:	7081655
Patent Number:	7157795
Patent Number:	7208383
Patent Number:	7276755
Patent Number:	7297994
Patent Number:	7306998
Patent Number:	7315054
Patent Number:	7354838
Patent Number:	7381622
Patent Number:	7396718
Patent Number:	7416973
Patent Number:	7442601
Patent Number:	7534689
Patent Number:	7704840
Patent Number:	7745264
Patent Number:	7755194
Patent Number:	7767540
Patent Number:	7880236
Patent Number:	7893496
Patent Number:	7985687
Patent Number:	7994014
Patent Number:	7994020
Patent Number:	8039878
Patent Number:	8283718

Property Type	Number
Patent Number:	8368221
Patent Number:	8390127
Patent Number:	8431466
Patent Number:	8815727
Patent Number:	9373548

CORRESPONDENCE DATA

Fax Number:

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Email: CXU@MINTZ.COM
Correspondent Name: CATHERINE XU

Address Line 1: ONE FINANCIAL CENTER

Address Line 2: MINTZ LEVIN

Address Line 4: BOSTON, MASSACHUSETTS 02111

ATTORNEY DOCKET NUMBER:	052416-001
NAME OF SUBMITTER:	ROBERT SWEENEY
SIGNATURE:	/ROBERT SWEENEY/
DATE SIGNED:	07/06/2018

Total Attachments: 19

source=AMD-IFT Assignment#page1.tif source=AMD-IFT Assignment#page2.tif source=AMD-IFT Assignment#page3.tif source=AMD-IFT Assignment#page4.tif source=AMD-IFT Assignment#page5.tif source=AMD-IFT Assignment#page6.tif source=AMD-IFT Assignment#page7.tif source=AMD-IFT Assignment#page8.tif source=AMD-IFT Assignment#page9.tif source=AMD-IFT Assignment#page10.tif source=AMD-IFT Assignment#page11.tif source=AMD-IFT Assignment#page12.tif source=AMD-IFT Assignment#page13.tif source=AMD-IFT Assignment#page14.tif source=AMD-IFT Assignment#page14.tif source=AMD-IFT Assignment#page15.tif

source=AMD-IFT Assignment#page16.tif source=AMD-IFT Assignment#page17.tif source=AMD-IFT Assignment#page18.tif source=AMD-IFT Assignment#page19.tif

Advanced Micro Devices, Inc. a corporation with an office at 2485 Augustine Dr, Santa Clara, CA 95054 ("Assignor"), is the sole owner of the patents and patent applications listed in Schedule 1 hereto (collectively the "Listed Patents"); and

Innovative Foundry Technologies LLC, a Delaware corporation, with an office at 40 Pleasant Street, Suite 208, Portsmouth, NH 03801 ("Assignee") desires to acquire all right, title and interest in the Listed Patents and the other patents and related rights described below.

For good and valuable consideration, the receipt of which is hereby acknowledged, Assignor does hereby sell, assign, transfer and convey to Assignee and its successors and assigns all right, title and interest that may exist today and in the future to any and all:

- (1) Listed Patents;
- (2) foreign counterparts to any of the items covered by (1) above, including utility models, inventors' certificates, industrial design protection and any other form of governmental grants or issuances for the protection of inventions, designs or discoveries;
- (3) inventions, invention disclosures, designs and discoveries described, disclosed or claimed in the items covered by (1) through (2) above;
- (4) patents that issue from any of the items covered by (1) through (3) above;
- (5) claims, causes of action and enforcement rights of any kind, whether currently pending, filed or otherwise, and whether known or unknown, under or arising from any of the items covered by (1) through (4) above, including all rights to pursue and collect damages, costs, injunctive relief and other remedies for past, current or future infringement thereof and including rights afforded under 35 U.S.C. § 154(d);
- (6) royalties, income and other payments due as of the date hereof or hereafter under or arising from any of the items covered by (1) through (5) above; and
- (7) rights to apply for, file, register, maintain, extend and renew in any or all countries of the world patents, certificates of invention, utility models, industrial design protection, design patent protection and other governmental grants or issuances of any kind related to any of the items covered by (1) through (6) above.

Assignor shall execute and deliver any instruments, and do and perform any other acts and things as may be reasonably necessary or desirable for effecting and evidencing the assignments contemplated hereby, including the execution, acknowledgment and recordation of any instruments.

Assignor hereby authorizes and requests the Commissioner of Listed Patents and Trademarks and any other patent office to issue any and all patents, utility models or other

governmental grants or issuances pertaining to any of the items assigned hereunder in the name of Assignee.

The assignment of right pursuant hereto will inure to the benefit of Assignee and its successors, assigns and other legal representatives and is binding upon Assignor and its successors, assigns, heirs and legal representatives.

Assignor, by its duly authorized representative, has executed this assignment on the date set forth below.

DATE: June 24, 2018	Advanced Micro Devices, Inc. By:
DATE: June, 2018	Signature Innovative Foundry Technologies LLC, By:
	Printed/Typed Name Title: Signature

[The remainder of this page has been left blank intentionally]

Rance STAT E OF <u>Ontario</u>)
COUNTY OF MANUTAN) ss.)
On this day of June, 2018, personally me known and known to me to be the personal signing of the foregoing instrument to be his like the company of Advanced purposes therein set forth.	s or her voluntary act and deed, and as
WITNESS my hand and official seal. (Seal)	Allu
	Notary Public in and for the state of Octavo
	LIDDA LAM
	Print Name
	My appointment expires on: 12 - rot expire
ACCEPTED:	
DATE: June, 2018	Advanced Micro Devices, Inc.
	By: Printed/Typed Name
	Title:
	Signature

SCHEDULE 1

Patent Assignment

***************************************	Y		······································	
Country	Grant No.	T	Filling Date	Issue Date
US	6455938B1	INTEGRATED CIRCUIT INTERCONNECT SHUNT LAYER	1/18/2002	12/9/2003
US	6514860B1	INTEGRATION OF ORGANIC FILL FOR DUAL DAMASCENE PROCESS	6/12/2003	2/15/2005
US	6515861B1	METHOD AND APPARATUS FOR SHIELDING ELECTROMAGNETIC EMISSIONS FROM AN INTEGRATED CIRCUIT	5/2/2005	10/2/2007
US	6580122B1	TRANSISTOR DEVICE HAVING AN ENHANCED WIDTH DIMENSION AND A METHOD OF MAKING SAME	7/5/2005	1/1/2008
Sn	6583012B1	SEMICONDUCTOR DEVICES UTILIZING DIFFERENTLY COMPOSED METAL-BASED IN-LAID GATE ELECTRODES	3/20/2001	6/17/2003
US	6586842B1	DUAL DAMASCENE INTEGRATION SCHEME FOR PREVENTING COPPER CONTAMINATION OF DIELECTRIC LAYER	2/13/2001	6/24/2003

Page 1 of 16

Page 2 of 16

12/11/2007	6/7/2006	SEMICONDUCTOR DEVICE HAVING A RETROGRADE DOPANT PROFILE IN A CHANNEL REGION AND METHOD FOR FABRICATING THE SAME	6881641B2	Ş
4/24/2007	10/30/2002	METHOD FOR FORMING MULTIPLE FINS IN A SEMICONDUCTOR DEVICE	6872647B1	US
4/25/2006	3/30/2004	FINFET GATE FORMATION USING REVERSE TRIM AND OXIDE POLISH	6855582B1	Sn
1/11/2005	9/26/2003	MANUFACTURING AN INTEGRATED CIRCUIT WITH LOW SOLUBILITY METAL-CONDUCTOR INTERCONNECT CAP	6841473B1	Us
9/28/2004	7/11/2003	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT	6806126B1	US
5/11/2004	9/15/2000	STRAINED CHANNEL FINFET	6803631B2	US
7/25/2006	12/3/2003	METHOD FOR FORMING A FIELD EFFECT TRANSISTOR HAVING A HIGH-K GATE DIELECTRIC AND RELATED STRUCTURE	6797572B1	us
1/31/2006	7/27/2004	SELF-ALIGNED CONDUCTIVE PLUGS IN A SEMICONDUCTOR DEVICE	6768204B1	US
3/7/2006	7/12/2004	MOSFET WITH SIGE SOURCE/DRAIN REGIONS AND EPITAXIAL GATE DIELECTRIC	6762463B2	US.
Issue Date	Filing Date	Title	Grant No.	Country

4/30/2013	7/5/2011	IN-SITU NITRIDE/OXYNITRIDE PROCESSING WITH REDUCED DEPOSITION SURFACE PATTERN SENSITIVITY	7009226B1	US
10/18/2011	6/23/2010	LOW STRESS SIDEWALL SPACER IN INTEGRATED CIRCUIT TECHNOLOGY	7005357B2	US
8/9/2011	7/21/2008	METHOD FOR FORMING A FIELD EFFECT TRANSISTOR HAVING A HIGH-K GATE DIELECTRIC	6991990B1	US
8/9/2011	10/10/2008	CONFORMAL BARRIER LINER IN AN INTEGRATED CIRCUIT INTERCONNECT	6989604B1	US
8/3/2010	12/6/2006	DUAL DAMASCENE INTEGRATION SCHEME FOR PREVENTING COPPER CONTAMINATION OF DIELECTRIC LAYER	6939793B1	US
7/13/2010	3/16/2006	SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE	6933620B2	Us
10/28/2008	9/18/2006	STRAINED CHANNEL FINFET	6897527B2	S
8/26/2008	10/3/2006	DEPTH OF FOCUS (DOF) FOR TRENCH-FIRST-VIA-LAST (TFVL) DAMASCENE PROCESSING WITH HARD MASK AND LOW VISCOSITY PHOTORESIST	6881665B1	S
Issue Date	Filing Date	<u>98</u> 11 900 11 900 11	Grant No.	Country

		COUNTY OF THE CASE AND THE CASE OF THE CAS		8
12/2/2003	6/6/2002	FORMATION OF ABRUPT JUNCTIONS IN DEVICES BY	7306998B2	S
12/2/2003	6/6/2002	SEMICONDUCTOR DEVICE HAVING A RETROGRADE DOPANT PROFILE IN A CHANNEL REGION	7297994B2	US
11/11/2003	11/15/2000	INTEGRATED CIRCUIT AND METHOD OF MANUFACTURE	7276755B2	Us
7/1/2003	2/28/2001	METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT	7208383B1	US
9/24/2002	7/13/2001	COMPOSITE TANTALUM NITRIDE/TANTALUM COPPER CAPPING LAYER	7157795B1	US
2/22/2011	12/22/2009	FORMATION OF ABRUPT JUNCTIONS IN DEVICES BY USING SILICIDE GROWTH DOPANT SNOWPLOW EFFECT	7081655B2	US
5/24/2005	4/28/2004	LOW POWER PRE-SILICIDE PROCESS IN INTEGRATED CIRCUIT TECHNOLOGY	7049666B1	US
6/21/2016	8/27/2008	METHOD OF FORMING COMPOSITE BARRIER LAYERS WITH CONTROLLED COPPER INTERFACE SURFACE ROUGHNESS	7033940B1	US
Issue Date	Filing Date	Title	Grant No.	Country
	9		***************************************	deminimum minimum de

1/24/2006	9/26/2003	STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION	7534689B2	US.
9/6/2005	4/25/2003	STRESS ENHANCED CMOS CIRCUITS AND METHODS FOR THEIR FABRICATION	7442601B2	S
4/19/2005	8/9/2000	METHOD OF INCREASING THE ETCH SELECTIVITY IN A CONTACT STRUCTURE OF SEMICONDUCTOR DEVICES	7416973B2	S
3/29/2005	5/6/2003	TECHNIQUE FOR CREATING DIFFERENT MECHANICAL STRAIN IN DIFFERENT CHANNEL REGIONS BY FORMING AN ETCH STOP LAYER STACK HAVING DIFFERENTLY MODIFIED INTRINSIC STRESS	7396718B2	Us
7/27/2004	4/5/2001	METHOD FOR FORMING EMBEDDED STRAINED DRAIN/SOURCE REGIONS BASED ON A COMBINED SPACER AND CAVITY ETCH PROCESS	7381622B2	ÜS
3/23/2004	6/21/2002	TECHNIQUE FOR FORMING A CONTACT INSULATION LAYER WITH ENHANCED STRESS TRANSFER EFFICIENCY	7354838B2	ÜS
2/10/2004	2/15/2001	DECOUPLING CAPACITOR DENSITY WHILE MAINTAINING CONTROL OVER ACLV REGIONS ON A SEMICONDUCTOR INTEGRATED CIRCUIT	7315054B1	US
Issue Date	Filing Date	Title	Grant No.	Country
,			***************************************	**************************************

Page 7 of 16

Page 8 of 16

Country	Grant No.	Tide	Filing Date	Issue Date
WT	201013928A	CONTACT TRENCHES FOR ENHANCING STRESS TRANSFER IN CLOSELY SPACED TRANSISTORS	4/19/2006	11/23/2011
WŢ	526590B	INTEGRATION OF ORGANIC FILL FOR DUAL DAMASCENE PROCESS	4/19/2006	2/22/2012
WT	1292595B	SEMICONDUCTOR DEVICE HAVING A RETROGRADE DOPANT PROFILE IN A CHANNEL REGION AND METHOD FOR FABRICATING THE SAME	3/29/2007	6/15/2011
TW	1294679B		11/16/2007	10/12/2011
W	1355733В	LOW STRESS SIDEWALL SPACER IN INTEGRATED CIRCUIT T	12/13/2007	10/12/2011
Ų	1370518B	FORMATION OF ABRUPT JUNCTIONS IN DEVICES BY USING SILICIDE GROWTH DOPANT SNOWPLOW EFFECT	10/5/2009	1/22/2014
WE	1382493B	INTEGRATED CIRCUIT AND METHOD OF MANUFACTURE	10/26/2004	3/16/2011
WT	I409949B	A TRANSISTOR HAVING A CHANNEL WITH TENSILE STRAIN AND ORIENTED ALONG A CRYSTALLOGRAPHIC ORIENTATION WITH INCREASED CHARGE CARRIER MOBILITY	10/29/2004	11/26/2009

Page 10 of 16

***************************************	***************************************			
111/9/2005	1/15/2004	TECHNOLOGY OF FORMING A CONTACT INSULATING LAYER IN THE REINFORCED STRESS TRANSMISSION EFFICIENCY	5204645B2	Ħ
12/22/2004	12/20/2002	THE INTEGRATED CIRCUIT AND ITS PRODUCTION MANNERED	5096319B2	¥
9/30/2010	11/16/2007	DOPANT DISTRIBUTION OF THE CHANNEL FIELD THE OUTDATED GRADE IN THE IST PART OF THE SEMICONDUCTOR REGION WHICH WAS FORMED ON THE PRODUCTION	4597531B2	JP
2/2/2012	12/13/2007	METHOD OF FORMING FINNED SEMICONDUCTOR DEVICES WITH TRENCH ISOLATION	20110049806A	Ş
7/14/2016	10/5/2009	SEMICONDUCTOR DEVICES HAVING FACETED SILICIDE CONTACTS, AND RELATED FABRICATION METHODS	101639771B1	Ş
7/20/2016	7/21/2009	METHOD OF FORMING FINNED SEMICONDUCTOR DEVICES WITH TRENCH ISOLATION	101638532B1	Ş
11/26/2009	12/21/2004	STRESS ENHANCED TRANSISTOR AND METHODS FOR ITS FABRICATION	101415284B1	Ŕ
2/26/2009	10/26/2004	STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION	101386711B1	KR
Issue Date	Filing Date	Title	Grant No.	Country

***************************************			Anna transport of the second s	Section of the sectio
7/6/2011	12/13/2007	LOW STRESS SIDEWALL SPACER IN INTEGRATED CIRCUIT TECHNOLOGY	2425405B	GB
6/8/2011	3/29/2007	FORMATION OF ABRUPT JUNCTIONS IN DEVICES BY USING SILICIDE GROWTH DOPANT SNOWPLOW EFFECT	2425404B	9
8/11/2010	10/24/2007	METHOD AND APPARATUS FOR CONTROLLING DIE ATTACH FILLET HEIGHT TO REDUCE DIE SHEAR STRESS	2401991B	СВ
8/20/2008	12/21/2004	SEMICONDUCTOR DEVICES AND RELATED MANUFACTURING METHOD HAS A FACET SILICIDE CONTACT	5785496B2	Sand Party
5/16/2007	10/26/2004	BEING TRENCH SEPARABLE MANNER FOR THE MANNERED NULL FIN DIE SEMICONDUCTOR	5555698B2	Ŧ
4/20/2005	12/17/2002	THE STRESS STRENGTHENING MOS TRANSISTOR AND THAT PRODUCTION MANNERED	5283233B2	늄
4/20/2011	7/21/2009	THE STRESS REINFORCEMENT TRANSISTOR AND ITS PRODUCTION MANNERED	5281014B2	mg
8/18/2010	11/16/2007	SIDEWALL SPACER OF LOW STRESS IN INTEGRATED CIRCUIT TECHNOLOGY	5265872B2	Ħ
Issue Date	Filing Date) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	Grant No.	Country
***************************************	***************************************		***************************************	,

Page 13 o	
of 16	

	10/5/2009	A METHOD FOR PRODUCING A DIFFERENT MECHANICAL DEFORMATION IN THE DIFFERENT CHANNEL REGIONS BY FORMING A AN ETCHING STOP LAYER STACK WITH DIFFERENTLY MODIFIED INTERNAL TENSION	102004052578B4	D _E
	7/21/2009	METHOD OF FORMING FINNED SEMICONDUCTOR DEVICES WITH TRENCH ISOLATION	2311077A1	E P
	11/16/2007	STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION	2095408B1	띩
	12/13/2007	STRAINED CHANNEL FINFET	1593161A1	EP
	12/21/2004	SEMICONDUCTOR DEVICE HAVING A RETROGRADE DOPANT PROFILE IN A CHANNEL REGION AND METHOD FOR FABRICATING THE SAME	1488461A1	EP.
	4/19/2006	STRESS ENHANCED TRANSISTOR AND METHODS FOR ITS FABRICATION	2457411B	GB.
	4/19/2006	A TRANSISTOR HAVING A CHANNEL WITH TENSILE STRAIN AND ORIENTED ALONG A CRYSTALLOGRAPHIC ORIENTATION WITH INCREASED CHARGE CARRIER MOBILITY	2450838B	æ
	12/20/2002	INTEGRATED CIRCUIT AND METHOD OF MANUFACTURE	2439883B	8
Issue Date	Filing Date	Title	Grant No.	Country

Country	Grant No.	II.	Filing Date	Issue Date
H	102005020133B4	A PROCESS FOR THE PREPARATION OF A TRANSISTOR CELL WITH ART FOR THE PRODUCTION OF A CONTACT INSULATION LAYER HAVING IMPROVED VOLTAGE TRANSMISSION EFFICIENCY	12/20/2002	
믉	102006004412B3	A METHOD FOR INCREASING THE ETCHING SELECTIVITY IN A CONTACT STRUCTURE IN A SEMICONDUCTOR	3/29/2007	
Ħ	102006015087B4	A METHOD FOR THE PRODUCTION OF TRANSISTORS	4/19/2006	
DE	102006019835B4	TRANSISTOR WITH A CHANNEL WITH TENSILE STRAIN, THE ALONG A CRYSTALLOGRAPHIC ORIENTATION IS ORIENTED AT AN INCREASED CHARGE CARRIER MOBILITY	11/16/2007	
DE	102008030852A1	GROOVES FOR THE SAKE OF BETTER BRACING BY TRANSMISSION IN TRANSISTORS WITH A SMALL DISTANCE	12/13/2007	
DE	10214066B4	SEMICONDUCTOR COMPONENT WITH RETROGRADE DOPING PROFILE IN A CHANNEL REGION AND A METHOD FOR PRODUCING THE SAME	7/21/2009	
DE	10297642B4	A METHOD FOR CONTROLLING THE HEIGHT OF THE CHIP SUPPORT EDGE SEAM, IN ORDER TO REDUCE SURFACE OF THE BORE-HOLE LOADS CHIP	8/29/2003	9/1/2004

Page 14 of 16

APED 3/19/2003 1/11/2008 ID A 1/9/2003 3/11/2008 I DIE 1/7/2005 1/1/2012 IAR RADE 11/4/2004 8/11/2012 ND	METHOD FOR FABRICATING THE SAME		
PED 3/19/2003 D A 1/9/2003 DIE 1/7/2005 AR	SEMICONDUCTOR DEVICE HAVING A RETROGRADE	100399576C	2
PED 3/19/2003 D A 1/9/2003	METHOD AND APPARATUS FOR CONTROLLING DIE ATTACH FILLET HEIGHT TO REDUCE DIE SHEAR STRESS	100352041C	2
PED 3/19/2003	VOLTAGE INCREASED MOS - TRANSISTOR AND METHOD FOR ITS PRODUCTION	602007008611D1	DE
	A PROCESS FOR THE PREPARATION OF A CLAMI TRANSISTOR AND THE TRANSISTOR	112007003116B4	Æ
L L NG 1/18/2002 4/1/2003	A METHOD FOR THE PRODUCTION OF AN INTEGRATED CIRCUIT WITH SIDES OF WALL DISTANCE HOLDERS WITH A SMALL CLAMPING	112004002638B4	DE
IN 6/30/2009 4/1/2010 [HE CIDE	PRODUCTION OF AN ABRUPT TRANSITIONS IN STRUCTURAL ELEMENTS, WITH THE USE OF THE "DOPANT SNOW PLOW EFFECT" ("DOPANT SNOWPLOW EFFECT") IN THE CASE OF THE SILICIDE GROWTH	112004002401B4	H
Filing Date Issue Date	Title	Grant No.	Country

ಌ
772
Œ
ഭാ
No.
9
~
∵.
ري
book
,000

RECORDED: 07/06/2018

4/19/2005	10/29/2002	FORMATION OF ABRUPT JUNCTIONS IN DEVICES BY USING SILICIDE GROWTH DOPANT SNOWPLOW EFFECT	1886838B	2
10/12/2004	1/23/2003	SEMICONDUCTOR DEVICES HAVING FACETED SILICIDE CONTACTS, AND RELATED FABRICATION METHODS	102177573B	2
9/1/2015	7/20/2009	STRESS ENHANCED TRANSISTOR AND METHODS FOR ITS FABRICATION	101663761B	9
9/21/2014	12/13/2007	STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION	101578690B	CN
7/1/2014	4/26/2006	A TRANSISTOR HAVING A CHANNEL WITH TENSILE STRAIN AND ORIENTED ALONG A CRYSTALLOGRAPHIC ORIENTATION WITH INCREASED CHARGE CARRIER MOBILITY	101432882B	2
6/1/2014	11/19/2007	INTEGRATED CIRCUIT AND METHOD OF MANUFACTURE	101171671B	2
9/21/2013	4/23/2007	TECHNIQUE FOR FORMING A CONTACT INSULATION LAYER WITH ENHANCED STRESS TRANSFER EFFICIENCY	101167169B	S
. Issue Date	Filing Date	Title	Grant No.	Country