

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT5374620

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	RELEASE OF SECURITY INTEREST

CONVEYING PARTY DATA

Name	Execution Date
MORGAN STANLEY SENIOR FUNDING, INC.	02/11/2019

RECEIVING PARTY DATA

Name:	NXP B.V.
Street Address:	High Tech Campus 60
City:	Eindhoven
State/Country:	NETHERLANDS
Postal Code:	NL-5656 AG

PROPERTY NUMBERS Total: 182

Property Type	Number
Patent Number:	7726011
Patent Number:	7485916
Patent Number:	6551881
Patent Number:	6380721
Patent Number:	6222353
Patent Number:	6433622
Patent Number:	6326283
Patent Number:	6544860
Patent Number:	8159032
Patent Number:	7304526
Patent Number:	7728404
Patent Number:	7482669
Patent Number:	7485534
Patent Number:	7199010
Patent Number:	7262460
Patent Number:	7459750
Patent Number:	7265574
Patent Number:	7312526
Patent Number:	6861875
Patent Number:	6833583

PATENT

Property Type	Number
Patent Number:	6936890
Patent Number:	6521498
Patent Number:	6559502
Patent Number:	6319777
Patent Number:	6600194
Patent Number:	6436779
Patent Number:	6498071
Patent Number:	6420755
Patent Number:	6368921
Patent Number:	6359308
Patent Number:	6541817
Patent Number:	6218222
Patent Number:	5966616
Patent Number:	5910670
Patent Number:	5930653
Patent Number:	5712197
Patent Number:	7772100
Patent Number:	8742825
Patent Number:	7504307
Patent Number:	7843259
Patent Number:	7737507
Patent Number:	7394144
Patent Number:	8222693
Patent Number:	7361555
Patent Number:	7579649
Patent Number:	7696599
Patent Number:	7408223
Patent Number:	7671440
Patent Number:	7629647
Patent Number:	8344448
Patent Number:	7504690
Patent Number:	7122860
Patent Number:	7101337
Patent Number:	7253459
Patent Number:	7439582
Patent Number:	6784488
Patent Number:	6534367
Patent Number:	6780714

Property Type	Number
Patent Number:	6717787
Patent Number:	6800900
Patent Number:	6825105
Patent Number:	6855601
Patent Number:	6707100
Patent Number:	6603291
Patent Number:	6664593
Patent Number:	6566708
Patent Number:	5717347
Patent Number:	7330046
Patent Number:	7579900
Patent Number:	7528459
Patent Number:	6583485
Patent Number:	6417564
Patent Number:	6125027
Patent Number:	6495421
Patent Number:	6175225
Patent Number:	6144085
Patent Number:	6255692
Patent Number:	6251730
Patent Number:	6060871
Patent Number:	6084462
Patent Number:	6150234
Patent Number:	6314154
Patent Number:	6154018
Patent Number:	6465311
Patent Number:	6221759
Patent Number:	6010939
Patent Number:	6140188
Patent Number:	5977800
Patent Number:	6057227
Patent Number:	6013558
Patent Number:	5753561
Patent Number:	6674129
Patent Number:	6342428
Patent Number:	6100712
Patent Number:	9305789
Patent Number:	9230953

Property Type	Number
Patent Number:	9116533
Patent Number:	9171837
Patent Number:	9190237
Patent Number:	8962461
Patent Number:	9236734
Patent Number:	9091741
Patent Number:	9190826
Patent Number:	9268351
Patent Number:	9064847
Patent Number:	9263335
Patent Number:	8981566
Patent Number:	8847235
Patent Number:	9048116
Patent Number:	9130553
Patent Number:	8508035
Patent Number:	9006822
Patent Number:	9147732
Patent Number:	8493097
Patent Number:	9203237
Patent Number:	8711532
Patent Number:	9129991
Patent Number:	8735957
Patent Number:	8400193
Patent Number:	8441031
Patent Number:	8686470
Patent Number:	8652904
Patent Number:	8324878
Patent Number:	8513733
Patent Number:	8901638
Patent Number:	8810004
Patent Number:	8901705
Patent Number:	8809695
Patent Number:	8357971
Patent Number:	8258916
Patent Number:	8390971
Patent Number:	8264801
Patent Number:	8184415
Patent Number:	7907007

Property Type	Number
Patent Number:	8169084
Patent Number:	7839209
Patent Number:	8134815
Patent Number:	7944658
Patent Number:	7659584
Patent Number:	7550997
Patent Number:	7696783
Patent Number:	8062974
Patent Number:	8093097
Patent Number:	7952333
Application Number:	14743038
Application Number:	14478866
Application Number:	15060548
Application Number:	14725366
Application Number:	14879394
Application Number:	14746612
Application Number:	14988443
Application Number:	14848003
Application Number:	14849469
Application Number:	14530189
Application Number:	15049419
Application Number:	14527365
Application Number:	14801635
Application Number:	14984614
Application Number:	15044005
Application Number:	14984880
Application Number:	14874189
Application Number:	14802840
Application Number:	14668154
Application Number:	14704768
Application Number:	14322553
Application Number:	14835403
Application Number:	14693756
Application Number:	14450062
Application Number:	14704692
Application Number:	14059831
Application Number:	14499654
Application Number:	14249108

Property Type	Number
Application Number:	14293146
Application Number:	14072122
Application Number:	14056648
Application Number:	14714927
Application Number:	14180418
Application Number:	14644272
Application Number:	14703731
Application Number:	13288570
Application Number:	13502229
Application Number:	13264816

CORRESPONDENCE DATA

Fax Number: (512)895-6630

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 5128958849

Email: angie.zalewski@nxp.com

Correspondent Name: INTELLECTUAL PROPERTY AND LICENSING NXP

Address Line 1: 6501 WILLIAM CANNON DRIVE WEST TX30/OE62

Address Line 4: AUSTIN, TEXAS 95134

ATTORNEY DOCKET NUMBER:	RELEASE OF SECURITY INTER
NAME OF SUBMITTER:	ANGIE ZALEWSKI
SIGNATURE:	/Angie Zalewski/
DATE SIGNED:	02/13/2019

Total Attachments: 10

- source=NXP-IP-Release-Executed-02-11-2019#page1.tif
- source=NXP-IP-Release-Executed-02-11-2019#page2.tif
- source=NXP-IP-Release-Executed-02-11-2019#page3.tif
- source=NXP-IP-Release-Executed-02-11-2019#page4.tif
- source=NXP-IP-Release-Executed-02-11-2019#page5.tif
- source=NXP-IP-Release-Executed-02-11-2019#page6.tif
- source=NXP-IP-Release-Executed-02-11-2019#page7.tif
- source=NXP-IP-Release-Executed-02-11-2019#page8.tif
- source=NXP-IP-Release-Executed-02-11-2019#page9.tif
- source=NXP-IP-Release-Executed-02-11-2019#page10.tif

RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY

THIS RELEASE OF LIEN (this “**Release**”) is made as of February 11, 2019 (the “**Effective Date**”) by Morgan Stanley Senior Funding, Inc., as collateral agent (the “**Agent**”) in favor of NXP B.V., with its corporate seat in Eindhoven, the Netherlands (the “**Grantor**”). Capitalized terms not defined herein shall have the meanings ascribed to such terms in the Credit Agreement (as defined below).

WHEREAS, the Grantor entered into that certain revolving credit agreement (the “**Credit Agreement**”), dated as December 7, 2015 (as amended, amended and restated, supplemented or otherwise modified from time to time prior to the date hereof) among the Grantor, NXP Funding LLC, a Delaware limited liability company and the Agent;

WHEREAS, in connection with the its obligations under the Credit Agreement (the “**Obligations**”), the Grantor entered into that certain security agreement (the “**Security Agreement**”), dated as of September 29, 2006 as supplemented by the Supplement to the Security Agreement dated as of February 18, 2016 (and as further amended, amended and restated, supplemented or otherwise modified from time to time prior to the date hereof) among Philips Semiconductors USA Inc., NXP Funding LLC and the Agent; and

WHEREAS, in connection with the Obligations under the Credit Agreement and the Security Agreement, the Grantor entered into that certain patent security agreement (the “**Patent Security Agreement**”), dated as of September 29, 2006 (as amended, amended and restated, supplemented or otherwise modified from time to time prior to the date hereof) among the Grantor and the Agent, which assigned to the Agent, for its benefit, a continuing first priority security interest in and to all of its right, title and interest in, to and under the patents listed on Schedule A hereto (the “**Intellectual Property**”) as security for the due and punctual payment and performance in full, whether at stated maturity, by required prepayment, declaration, acceleration, demand or otherwise, of the Obligations.

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the Agent hereby, on behalf of itself and its respective successors and assigns, hereby: (i) fully releases and discharges any and all liens, security interests, right, title and interest it may have, in whole or in part, in, to and under all of the Intellectual Property of the Grantor granted to the Agent pursuant to the IP Security Agreement, together with the goodwill of the business symbolized thereby and all applications and registrations related thereto; (ii) re-assigns to the Grantor any and all such right, title and interest that it may have in any such Intellectual Property; (iii) agrees that it shall execute all other documents and do all other acts necessary to relinquish and effect the release of such rights to the Grantor; and (iv) authorizes and requests that the United States Patent and Trademark Office and United States Copyright Office note and record the release hereby given and any other filings necessary to evidence the release and termination of the Agent’s rights under each of the Credit Agreement and the IP Security Agreement, with respect to any such Intellectual Property.

Notwithstanding anything herein (or in any other document, communication or filing relating hereto by any person) to the contrary, the Agent is authorizing solely the release of the security interests granted pursuant to the Security Agreement, IP Security Agreement and the Grantor’s obligations under the Credit Agreement, and not any other liens or security interests at any time granted by the Grantor or any other grantor in favor of Morgan Stanley Senior Funding, Inc. or in favor of any other person.


This Release may be executed in any number of counterparts and by different parties in separate counterparts, each of which when so executed shall be deemed to be an original and all of which taken together shall constitute one and the same agreement.

This Release shall be governed by, and construed and interpreted in accordance with, the laws of the State of New York.

[Remainder of Page Intentionally Left Blank]

IN WITNESS WHEREOF, the Administrative Agent has caused this Release to be executed, on behalf of itself and the Lenders, by its duly authorized representative effective as of the Effective Date.

MORGAN STANLEY SENIOR FUNDING,
INC.,
as Administrative Agent

By:  _____

Name: Lisa Hanson

Title: Vice President

[Signature Page to IP Release - NXP]

PATENT
REEL: 048328 FRAME: 0972

Schedule A

PATENTS

PATENT
REEL: 039610 FRAME: 0744

NXP Reference Number	Status	Title	Region	Priority Date	Filed Date	Application Number	Publication Number	Patent Number	Owners
000922051	Granted	Method to Improve accuracy, linearity and temperature drift of Current Sense MOSFETs	US	2005-06-01	2006-05-30	11/916110	US20080191779	US7952333	NXP B.V.
000920051	Granted	Layer Sequence and Method of Manufacturing a Layer Sequence	US	2005-06-15	2006-06-12	11/917092	US20080206588	US8092037	NXP B.V.
0010182N1	Granted	Semiconductor Device with Grounding Structure	CN	2005-08-09	2006-07-31	200680029211.1	US20101041639	CN200680029211	NXP B.V.
0010181S1	Granted	Semiconductor Device with Grounding Structure	US	2005-08-09	2006-07-31	11/997240	US20080217785	US8065274	NXP B.V.
0015831S1	Granted	Area-efficient multiplier-based logic blocks for FPGAs	US	2005-09-05	2006-09-04	11/2066654	US20080224732	US7566654	NXP B.V.
0020282S3	Granted	4-Level Logic Decoder	US	2005-07-22	2006-07-21	11/996315	US20080211543	US7550997	NXP B.V.
0039842CN04	Granted	A Substrate Isolated Integrated High Voltage Diode with Shallow Trench Isolation Inside the Unit Cell	CN	2005-12-19	2006-12-12	200680047677.4	CN101331612	CN200680047677	NXP B.V.
0039841S2	Granted	A Substrate Isolated Integrated High Voltage Diode with Shallow Trench Isolation Inside the Unit Cell	US	2005-12-19	2006-12-12	12/158108	US20080265327	US7659584	NXP B.V.
0061222N	Granted	ESD protection for external decoupling grounds	CN	2006-06-20	2007-06-15	200780023275.5	CN101473437	CN200780023275	NXP B.V.
0061221P	Granted	ESD protection for external decoupling grounds	JP	2006-06-20	2007-06-15	2009-516033	JP5069745	JP5069745	NXP B.V.
0061221S1	Granted	ESD protection for external decoupling grounds	US	2006-06-20	2007-06-15	11/2305688	US20090185317	US7944658	NXP B.V.
0061221S2	Granted	INTEGRATED CIRCUIT AND ASSEMBLY THEREWITH	US	2007-06-15	2007-06-15	11/030695	US20101041639	US8134815	NXP B.V.
006442CN	Granted	Burned SiGe Tunnel MOSFET	CN	2006-10-05	2007-10-03	12/7803039588.4	CN101532807	CN2007803039588	NXP B.V.
006442S1	Granted	Burned SiGe Tunnel MOSFET	US	2006-10-05	2007-10-03	12/744140	US20100097135	US7839209	NXP B.V.
007085CN	Granted	Soft solder metal on top of passivation layer below top surface level	US	2006-11-13	2007-11-12	11/2514269	US20100032848	US8169084	NXP B.V.
007085E03	Granted	Soft solder metal on top of passivation layer below top surface level	DE	2006-11-13	2007-11-12	07840905.0	CN200780042015.2	CN200780042015	NXP B.V.
007288US	Granted	A commutating auto zero amplifier with low output noise and improved accuracy	US	2006-10-27	2007-10-19	12/447278	EP2092561	DE602007029739	NXP B.V.
007868US1	Granted	3D system level ESD protection in passive substrate	US	2007-02-12	2008-02-08	12/251579	US20100045378	US7907007	NXP B.V.
007868R02	Granted	3D system level ESD protection in passive substrate	FR	2007-02-12	2008-02-08	08708970.1	US20100085672	FR8130226	NXP B.V.
007868E03	Granted	3D system level ESD protection in passive substrate	DE	2007-02-12	2008-02-08	08708970.1	DE602008016170	DE602008016170	NXP B.V.
007868R04	Granted	3D system level ESD protection in passive substrate	GB	2007-02-12	2008-02-08	08708970.1	GB2310226	GB2310226	NXP B.V.
007868B04	Granted	Arrangement and Approach for Coupling Power Supplies Using Controlled Switching Techniques	CN	2007-11-30	2008-11-27	200880118109.8	CN101897100	CN200880118109	NXP B.V.
007868J04	Granted	Arrangement and Approach for Coupling Power Supplies Using Controlled Switching Techniques	US	2007-11-30	2008-11-27	12/745275	US20100301673	US8264801	NXP B.V.
007868F03	Granted	Current flow optimised single finger ESD protection structure	EP	2008-09-11	2009-09-09	097871479	EP2335283	EP2335283	NXP B.V.
007868G04	Granted	Current flow optimised single finger ESD protection structure	US	2008-09-11	2009-09-09	13/7063189	US20110216459	US8190971	NXP B.V.
007868J02P2	Published	Mechanical resistor improvements for ESD purposes	EP	2008-07-02	2009-07-02	09773012.1	EP2308088	EP2308088	NXP B.V.
007868J04	Granted	Mechanical resistor improvements for ESD purposes	US	2008-07-02	2009-07-02	13/002082	US20110218200	US8258916	NXP B.V.
007868J01S4	Granted	Enhanced RESURF Stepped Oxide Concept	US	2007-10-29	2008-10-22	11/2739341	US20100320532	US8352971	NXP B.V.
007868J01S1	Granted	Enhanced RESURF Stepped Oxide Concept	FR	2007-10-29	2008-10-22	088483588.7	FR2206154	FR2206154	NXP B.V.
007868J01E06	Granted	Enhanced RESURF Stepped Oxide Concept	DE	2007-10-29	2008-10-22	088483588.7	DE602008007988	DE602008007988	NXP B.V.
007868J01E07	Granted	Enhanced RESURF Stepped Oxide Concept	GB	2007-10-29	2008-10-22	088483588.7	GB2206154	GB2206154	NXP B.V.
007868J01E03	Published	Trench Gate Semiconductor Device and Method of Manufacturing Thereof	EP	2008-05-28	2009-05-20	09754266.6	EP2286455	EP2286455	NXP B.V.
007868J03GN03	Granted	Design and processing method for building mesh-structured semiconductor devices with improved metal adhesion avoiding increased undercutting and metal grooves	CN	2007-11-27	2008-10-22	200880117821.6	CN101874301	CN200880117821	NXP B.V.
007868J03S05	Granted	Design and processing method for building mesh-structured semiconductor devices with improved metal adhesion avoiding increased undercutting and metal grooves	US	2007-11-27	2008-10-22	12/744368	US20100244275	US8809695	NXP B.V.
007868J03S04	Granted	ESD protection devices with integrator capacitors with high capacitance density, high operating voltage and high accuracy resistors	US	2008-10-28	2009-10-22	13/126233	US20110204480	US8901705	NXP B.V.
007868J03S03	Granted	high accuracy resistors	US	2008-11-26	2009-11-26	13/502807	US2012025780	US8881004	NXP B.V.
007868J03S02	Granted	METHODS, SYSTEMS AND DEVICES FOR ELECTROSTATIC DISCHARGE PROTECTION	EP	2008-07-25	2009-07-27	09786726.1	EP2308095	EP2308095	NXP B.V.
007868J03S01	Granted	Low Voltage Non-Resurf Trenchmos	US	2008-07-25	2009-07-27	13/055742	US20110121384	US8901638	NXP B.V.
007868J03S04	Published	Lead passivation in PLZT cover layer for providing a smooth low-dielectric cover layer for the deposition of reliable high-quality resistors.	US	2009-04-20	2010-04-14	13/254816	US20120045881	US8901638	NXP B.V.
007868J02CN02	Granted	IA-3D RESURF EDGE TERMINATION	CN	2010-08-16	2011-08-12	201110230833.3	CN102327650	CN201110230833	NXP B.V.
007868J02S03	Granted	EDGE TERMINATION REGION	US	2010-08-16	2011-08-15	13/210308	US2012037980	US8513723	NXP B.V.
007868J02E04	Granted	IA-3D RESURF EDGE TERMINATION	DE	2010-08-16	2011-08-16	11/072933	DE602010026171	DE602010026171	NXP B.V.
007868J02E03	Granted	IA-3D RESURF EDGE TERMINATION	US	2010-08-16	2011-08-16	11/072933	US20110101952	US8513723	NXP B.V.
007868J01CN03	Granted	Surge protection device manufactured in a double side process	CN	2009-10-22	2010-10-22	2010080047531.6	CN102576740	CN2010080047531	NXP B.V.
007868J01S02	Published	Surge protection device manufactured in a double side process	US	2009-10-22	2010-10-22	13/502229	US20120200976	US8522904	NXP B.V.
007868J01S03	Granted	Improved Reliability of Gate Busbar under Clip	DE	2010-09-21	2011-09-20	11/078090.6	US20120070983	DE602010020096	NXP B.V.
007868J01S04	Granted	Improved Reliability of Gate Busbar under Clip	US	2010-09-21	2011-09-21	11/078090.6	US20120070983	US8522904	NXP B.V.
007868J01S05	Granted	Improved Reliability of Gate Busbar under Clip	FR	2010-09-21	2011-09-21	11/078090.6	FR2432023	FR2432023	NXP B.V.
007868J01S06	Granted	Improved Reliability of Gate Busbar under Clip	GB	2010-09-21	2011-09-21	11/078090.6	GB2343023	GB2343023	NXP B.V.
007868J01S01	Granted	ESD PROTECTION CIRCUIT	US	2011-01-07	2011-01-07	12/286870	US20120175672	US8686470	NXP B.V.
007868J01E04	Granted	ESD PROTECTION CIRCUIT	DE	2011-01-07	2012-01-05	12/503056	DE602012002603	US8686470	NXP B.V.
007868J01E03	Granted	ESD PROTECTION CIRCUIT	FR	2011-01-07	2012-01-05	12/503056	FR2475008	FR2475008	NXP B.V.
007868J01E05	Granted	ESD PROTECTION CIRCUIT	GB	2011-01-07	2012-01-05	12/503056	GB2475008	GB2475008	NXP B.V.
007868J01S01	Granted	ESD Protection Device	US	2011-01-28	2011-01-28	13/150343	US20120193675	US8441031	NXP B.V.
007868J01E02	Granted	ESD Protection Device	CN	2011-01-28	2012-01-18	201210016467.6	CN102623449	US8441031	NXP B.V.
007868J01E03	Published	ESD Protection Device	EP	2011-01-28	2012-01-24	12/52254.4	EP2482314	CN201210016467	NXP B.V.

81530905US03	Allowed	A Field Emission ESD Protection Device with Field Enhanced Electrode Structure	US	2013-06-26	2014-06-02	14/293146	US20150001671		NXP B.V.
81531494CN01	Published	A lateral field emission ESD protection device with well defined cathode-anode distance	EP	2013-06-26	2013-06-26	13173868.4	EP2819166		NXP B.V.
81531494CN02	Published	A lateral field emission ESD protection device with well defined cathode-anode distance	EP	2013-06-26	2014-06-11	201410276234.9	CN104253021		NXP B.V.
81531494US03	Granted	ELECTRIC FIELD GAP DEVICE AND MANUFACTURING METHOD	US	2013-06-26	2014-06-11	14/301045	US20150002966	US9236734	NXP B.V.
81531809CN03	Published	GAIN HEIGHT AND GAIN DIODES	CN	2012-12-19	2013-12-19	14/108842	CN103887334		NXP B.V.
81531809US03	Granted	GAIN HEIGHT AND GAIN DIODES	US	2012-12-19	2013-12-16	14/108842	US20140167064	US8962461	NXP B.V.
81533159CN01	Published	Electrode Coating for Electrode Emission Devices with Cavities	CN	2014-04-24	2015-04-24	14/261246	US20150011024	US9190237	NXP B.V.
81533159CN02	Published	Electrode Coating for Electrode Emission Devices with Cavities	EP	2014-04-24	2015-03-26	15/161025.0	EP2937897		NXP B.V.
81533159EP03	Published	Electrode Coating for Electrode Emission Devices with Cavities	EP	2014-04-24	2013-12-13	2013-12-13	CN103872066		NXP B.V.
81533604CN02	Published	CASCADE CIRCUIT	CN	2012-12-17	2013-04-05	14/094990	US20140167822	US9171337	NXP B.V.
81533604US03	Granted	CASCADE CIRCUIT	US	2012-12-17	2013-04-05	14/094990	US20140167822		NXP B.V.
81536383EP01	Published	Integrated gate circuit to enable reverse conduction of GAIN cascode switch configurations	EP	2013-04-05	2013-04-05	13/62597.2	EP2787641		NXP B.V.
81536383CN02	Published	Integrated gate circuit to enable reverse conduction of GAIN cascode switch configurations	CN	2013-04-05	2014-04-04	2014-04-04	CN104103434		NXP B.V.
81536383US03	Granted	Integrated gate circuit to enable reverse conduction of GAIN cascode switch configurations	US	2013-04-05	2014-03-17	14/215343	US20140030040	US9116533	NXP B.V.
81536884EP01	Published	The use of TiW(N) in NXP 5 GAIN Schottky process platform	EP	2013-04-15	2013-04-15	13/68745.6	EP2793265		NXP B.V.
81536884CN02	Published	The use of TiW(N) in NXP 5 GAIN Schottky process platform	CN	2013-04-15	2014-04-14	201410147952.6	CN104103684		NXP B.V.
81536884US03	Allowed	The use of TiW(N) in NXP 5 GAIN Schottky process platform	US	2013-04-15	2014-04-09	14/249108	US20140306232		NXP B.V.
81546142EP01	Published	5GIG diode with Reduced Surface Field Effect structure	EP	2013-10-02	2013-10-02	13/87183.2	EP2858117		NXP B.V.
81546142CN02	Published	5GIG diode with Reduced Surface Field Effect structure	CN	2013-10-02	2014-09-29	201410514957.8	CN104518035		NXP B.V.
81546142US03	Published	5GIG diode with Reduced Surface Field Effect structure	US	2013-10-02	2014-09-29	14/099654	US20150091023		NXP B.V.
81588904US01	Published	ANTENNA RESONANCE FREQUENCY CONTROL DRIVER	US	2013-10-02	2013-10-02	14/099654	US20150108848		NXP B.V.
81588904CN02	Published	ANTENNA RESONANCE FREQUENCY CONTROL DRIVER	CN	2013-10-02	2014-10-21	14/099654	CN104572358		NXP B.V.
8158901EP02	Published	SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD	EP	2014-05-08	2014-07-10	14/176489.4	EP2942815		NXP B.V.
8158901CN03	Published	SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD	CN	2014-05-08	2015-05-06	201502289688.0	US20150326698		NXP B.V.
8158901US04	Published	Diffusion barrier capping layers on Ni-Schottky gate based devices	US	2014-05-08	2015-05-05	14/704692	US20150326698		NXP B.V.
81591088CN01	Published	Proposal to use parallel power monitors in softstart / hysteresis and other current controlled applications such that the safe operating area of each device is protected	EP	2014-08-22	2013-08-30	13182494.8	EP2943496		NXP B.V.
81591088CN02	Published	Proposal to use parallel power monitors in softstart / hysteresis and other current controlled applications such that the safe operating area of each device is protected	CN	2013-08-30	2014-08-22	201410418576.X	CN104426515		NXP B.V.
81591088US03	Published	Proposal to use parallel power monitors in softstart / hysteresis and other current controlled applications such that the safe operating area of each device is protected	US	2013-08-30	2014-08-01	14/450062	US20150061620		NXP B.V.
81592616CN03	Application	French Schottky Diode with Wide Trench Termination	US	2014-05-14	2015-05-13	2015-05-13	US20150331333		NXP B.V.
81592616US04	Published	French Schottky Diode with Wide Trench Termination	US	2014-05-14	2015-04-22	14/693756	US20140240970.3		NXP B.V.
81617121CN01	Published	Unidirectional ESD protection device based on a vertical SCR	EP	2013-10-21	2013-10-21	13/189593.0	EP2863432		NXP B.V.
81617121EP02	Published	Unidirectional ESD protection device based on a vertical SCR	CN	2013-10-21	2014-10-17	201410555798.2	CN104576638		NXP B.V.
81617121US03	Granted	Unidirectional ESD protection device based on a vertical SCR	US	2013-10-21	2014-10-17	14/156978	US20150108536	US9230953	NXP B.V.
81625066EP02	Published	Schottky barrier tuning with nitrogen in TiWn gates on GAIN	EP	2014-05-08	2014-07-09	14/176284.9	EP2942805		NXP B.V.
81625066CN03	Published	Schottky barrier tuning with nitrogen in TiWn gates on GAIN	CN	2014-05-08	2015-04-15	201510178296.0	CN105092900		NXP B.V.
81625066US04	Granted	Schottky barrier tuning with nitrogen in TiWn gates on GAIN	US	2014-05-08	2015-04-22	14/693118	US20150326667	US9305789	NXP B.V.
81625333CN01	Published	Electronic slope-control circuit for cascoded power semiconductor devices	EP	2014-09-25	2014-09-25	14/88451.2	EP3001563		NXP B.V.
81625333US03	Application	Electronic slope-control circuit for cascoded power semiconductor devices	CN	2014-09-25	2015-09-23	201510613256.4	US20160094218		NXP B.V.
81625347EP01	Application	Integrated clamp circuit for insulated gate cascoded power semiconductor devices	EP	2014-09-25	2015-08-27	15/182739.1			NXP B.V.
81626973CN02	Published	Exposed-Die Quad Flat No-Leads (QFN) Package	CN	2014-07-02	2015-07-01	201510378353.X	CN105244294		NXP B.V.
81626981US01	Application	Exposed-HeatSink Quad Flat No-Leads (QFN) Package	US	2014-07-02	2014-07-02	14/323253			NXP B.V.
81627275CN02	Published	Capacitance reduction of ESD protection devices	EP	2014-05-19	2014-07-10	14/176616.2	EP2947691		NXP B.V.
81627275CN03	Published	Capacitance reduction of ESD protection devices	CN	2014-05-19	2015-05-18	201510251653.4	CN105097787		NXP B.V.
81627275US04	Published	Capacitance reduction of ESD protection devices	US	2014-05-19	2015-05-05	14/704768	US20150333119		NXP B.V.
81627855EP01	Published	The use of sacrificial PECVD nitride for better manufacturability of NXP 5 GAIN Schottky process of record	EP	2014-04-11	2014-04-11	14/16449.2	EP2930754		NXP B.V.
81627855US02	Published	The use of sacrificial PECVD nitride for better manufacturability of NXP 5 GAIN Schottky process of record	US	2014-04-11	2015-03-25	14/668154	US20150295051		NXP B.V.
81628262EP01	Published	Symmetric HV-EMOS with split gate-field plate	EP	2014-08-05	2014-08-05	14/179923.9	EP2988210		NXP B.V.
81628262CN02	Published	Symmetric HV-EMOS with split gate-field plate	CN	2014-08-05	2015-07-31	2015100462961.9	CN105336788		NXP B.V.
81628262US03	Published	Symmetric HV-EMOS with split gate-field plate	US	2014-08-05	2015-07-17	14/802840	US20160040308		NXP B.V.
81632929CN02	Application	LEADLESS SEMICONDUCTOR DEVICE AND METHOD OF MAKING THEREOF	CN	2014-10-29	2015-10-27	2015107063946.8			NXP B.V.
81632929EP01	Application	Package solution to obtain low current-collapse for GAIN Schottky Barrier Diodes	EP	2014-12-03	2014-12-03	14/96009.2			NXP B.V.
81632929CN03	Application	Package solution to obtain low current-collapse for GAIN Schottky Barrier Diodes	CN	2014-12-03	2015-12-02	201510863768.5			NXP B.V.
81632929US03	Application	Package solution to obtain low current-collapse for GAIN Schottky Barrier Diodes	US	2014-12-03	2015-10-02	14/874189			NXP B.V.
81637273EP01	Application	Hybrid SiGe / Si Schottky Diode	EP	2015-01-30	2015-01-30	15/15336.1			NXP B.V.
81637273CN02	Application	Hybrid SiGe / Si Schottky Diode	US	2015-01-30	2015-03-09	14/984880			NXP B.V.
81637273US02	Application	Shockley Diode used in an ESD/EOS protection device	EP	2015-03-09	2015-02-15	15/158272.3			NXP B.V.
81638315EP01	Application	Shockley Diode used in an ESD/EOS protection device	US	2015-03-09	2015-01-20	15/044005			NXP B.V.
81638315CN02	Application	a fully symmetric common mode choke	CN	2015-01-20	2015-01-19	15/151828.9			NXP B.V.
81638315US03	Application	a fully symmetric common mode choke	US	2015-01-20	2015-12-30	2016100303290.0			NXP B.V.

**PATENT
REEL: 039610 FRAME: 0747**

81640640E01	Published	Connecting wire for side solderable multiple leads terminal (support market demand for DSN package of side solderable on multiple leads end)	EP	2014-08-01	2014-08-01	2015-07-29	2015-07-16	141,795,179	EP2980845	NXP B.V.
81640640C02	Published	Connecting wire for side solderable multiple leads terminal (support market demand for DSN package of side solderable on multiple leads end)	CN	2014-08-01	2015-07-29	2015-07-29	2015-07-16	201510454935.1	CN105321919	NXP B.V.
81640640U03	Published	Connecting wire for side solderable multiple leads terminal (support market demand for DSN package of side solderable on multiple leads end)	US	2014-08-01	2015-07-16	2015-07-16	2015-07-16	141,801,635	US20160035661	NXP B.V.
81641884U01	Application	PACKAGE WITH MULTIPLE I/O SIDE-SOLDERABLE TERMINALS	US	2014-10-29	2014-10-29	2015-10-28	2015-10-28	147,572,665		NXP B.V.
81641884C02	Application	Expose Die & Chip Scale Package embedded with encapsulated mold compound	EP	2015-03-06	2015-03-06	2015-03-06	2015-03-06	151,979,364	201510711207.4	NXP B.V.
81641884N02	Application	Expose Die & Chip Scale Package embedded with encapsulated mold compound	CN	2015-03-06	2015-03-06	2015-03-06	2015-03-06	201610124596.5		NXP B.V.
81644279U01	Application	Expose Die & Chip Scale Package embedded with encapsulated mold compound	US	2015-03-06	2015-03-06	2015-03-06	2015-03-06	151,099,419		NXP B.V.
81645442U01	Application	Autonomous Power Supply	CN	2014-10-31	2015-10-30	2015-10-30	2015-10-30	144,530,189	201510727366.3	NXP B.V.
81645442E03	Published	Autonomous Power Supply	EP	2014-10-31	2015-09-22	2015-09-22	2015-09-22	151,882,638	EP3016242	NXP B.V.
81647296E01	Published	Via on via metallization to reduce capacitance	JP	2014-10-31	2015-09-09	2015-09-09	2015-09-09	151,778,211		NXP B.V.
81647296C02	Application	Via on via metallization to reduce capacitance	EP	2014-10-08	2015-10-08	2015-10-08	2015-10-08	144,882,134	EP3007224	NXP B.V.
81647296N02	Application	Via on via metallization to reduce capacitance	CN	2014-10-08	2015-09-09	2015-09-09	2015-09-09	147,899,469	201510645378.1	NXP B.V.
81647304E01	Published	Integrated SCR and Diode as bidirectional ESD protection	EP	2014-10-08	2015-10-08	2015-10-08	2015-10-08	141,881,98.7	EP3007232	NXP B.V.
81647304C02	Application	Integrated SCR and Diode as bidirectional ESD protection	CN	2014-10-08	2015-09-29	2015-09-29	2015-09-29	201510632924.8		NXP B.V.
81647304U03	Application	Integrated SCR and Diode as bidirectional ESD protection	US	2014-10-08	2015-09-28	2015-09-28	2015-09-28	144,888,003		NXP B.V.
81648912E01	Application	Chip scale semiconductor device	EP	2015-01-27	2015-01-27	2015-01-27	2015-01-27	151,567,328		NXP B.V.
81648912C02	Application	Chip scale semiconductor device	CN	2015-01-27	2015-01-26	2015-01-26	2015-01-26	20161005223.1		NXP B.V.
81648912U03	Application	Chip scale semiconductor device	US	2015-01-27	2015-01-05	2015-01-05	2015-01-05	149,988,443		NXP B.V.
81649286U01	Application	Built up Lead Frame / Substrate DFN Package with side solderable terminals	EP	2015-06-22	2015-06-22	2015-06-22	2015-06-22	147,766,612		NXP B.V.
81649482E01	Application	Body Field Plate Design for Trench MOS Components	CN	2014-12-10	2014-12-10	2015-12-10	2015-12-10	141,972,50.5		NXP B.V.
81649482C02	Application	Body Field Plate Design for Trench MOS Components	EP	2014-12-10	2015-12-10	2015-12-10	2015-12-10	201510916758.4		NXP B.V.
81649548U01	Application	INTERFACE APPARATUS WITH LEAKAGE MITIGATION	US	2014-12-10	2015-10-09	2015-10-09	2015-10-09	144,879,394		NXP B.V.
8165148E01	Application	Spatial distribution of different types of passivation layers on ILL semiconductors	EP	2015-12-10	2015-12-10	2015-12-10	2015-12-10	151,991,87.4		NXP B.V.
8165148E01	Application	Probe metal contact to p-gain layer to reduce dynamic on-resistance	EP	2015-11-27	2015-11-27	2015-11-27	2015-11-27	151,967,30.4		NXP B.V.
8165260E01	Application	Leadframe Package with Cleaved Metal Insert Structure on Leadframe	EP	2015-12-21	2015-12-21	2015-12-21	2015-12-21	151,201,716.6		NXP B.V.
8165620E01	Application	Water back routing before metal application	EP	2015-11-20	2015-11-20	2015-11-20	2015-11-20	151,956,39.8		NXP B.V.
8167204E01	Application	Chip scale package transistor with front side contact solder pads	EP	2015-09-29	2015-09-29	2015-09-29	2015-09-29	151,873,79.1		NXP B.V.
81675054E01	Application	DEEP (8μ) Graded Profile Engineering HV for 3 and 4 terminal TrenchMOS	EP	2015-09-11	2015-09-11	2015-09-11	2015-09-11	151,847,99.3		NXP B.V.
81676497E01	Application	Full wafer-moulded dual half-cut chip scale package process	EP	2015-07-27	2015-07-27	2015-07-27	2015-07-27	151,784,58.4		NXP B.V.
81678210C01	Application	Laser ablation method to make solderable side lead of leadless packages with 3 or more IO leads at a axis	CN	2015-12-01	2015-12-01	2015-12-01	2015-12-01	201510867964.0		NXP B.V.
81678647C01	Application	Dual Side Solderable Feet (SSP 2) Package concept	CN	2015-08-21	2015-08-21	2015-08-21	2015-08-21	201510518287.1		NXP B.V.
81678953E01	Application	Packaging solution to obtain shielding against electromagnetic interference for GaN HEMTs used as high-side switches	EP	2015-11-11	2015-11-11	2015-11-11	2015-11-11	151,944,122.6		NXP B.V.
81679773C01	Application	Frameless Package	CN	2015-12-11	2015-12-11	2015-12-11	2015-12-11	201510916622.9		NXP B.V.
81688408E01	Application	Controlling of Gain Cascade Floating Node Voltage	EP	2015-01-28	2015-01-28	2015-01-28	2015-01-28	161,517,64.1		NXP B.V.
81689549E01	Application	Use of a "graded body contact" to ensure optimal device triggering in GSG-mount ESD protections.	EP	2015-10-27	2015-10-27	2015-10-27	2015-10-27	151,917,60.6		NXP B.V.
81689575E01	Application	DSMONO2ALV site protection - Wafer level Package Concept (Laser Via)	EP	2015-11-11	2015-11-11	2015-11-11	2015-11-11	151,994,136.6		NXP B.V.
8169073E01	Application	ISIDMALL ISOLATION FOR WAFER LEVEL - CHIP SCALE PACKAGE DEVICES	EP	2015-12-15	2015-12-15	2015-12-15	2015-12-15	151,000,95.6		NXP B.V.
8169210E01	Application	Integrated reset GaN HEMTs with local Schottky contacts to improve device robustness	EP	2015-04-05	2015-04-05	2015-04-05	2015-04-05	161,501,64.8		NXP B.V.
81693027E01	Application	Integrated Resistor on a Gan Die	EP	2015-03-03	2015-03-03	2015-03-03	2015-03-03	151,751,749.5		NXP B.V.
81694981U01	Application	Phasma eteeg overmolded chip scale package	US	2015-01-08	2015-01-08	2015-01-08	2015-01-08	151,065,488		NXP B.V.
A.001317U5	Granted	OUTPUT DRIVER CIRCUIT WITH JUMP START FOR CURRENT SINK	US	1997-12-17	1997-12-17	1999-10-04	1999-10-04	09/441,758		NXP B.V.
A.023765U5	Granted	METHOD FOR A CONSISTENT SHALLOW TRENCH ETCH PROFILE	US	1999-12-17	1999-12-17	2001-10-30	2001-10-30	09/441,758	US6100712	NXP B.V.
A.023880KR	Granted	BI-DIRECTIONAL ESD STRUCTURE	US	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	US6342428	NXP B.V.
A.023880TW	Granted	BI-DIRECTIONAL ESD STRUCTURE	TW	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	TW478134	NXP B.V.
A.023881KR	Granted	IMPROVED ESD DIODE STRUCTURE	KR	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	KR20010102184	NXP B.V.
A.023881TW	Granted	IMPROVED ESD DIODE STRUCTURE	TW	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	TW478134	NXP B.V.
A.023881US	Granted	IMPROVED ESD DIODE STRUCTURE	US	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	US6062878	NXP B.V.
A.023882US	Granted	IMPROVED ESD DIODE STRUCTURE	US	1999-12-17	1999-12-17	2000-12-08	2000-12-08	08/126,209	US6062878	NXP B.V.
A.050910US	Granted	SHALLOW TRENCH ISOLATION STRUCTURE AND METHOD FOR MAKING SAME	US	1996-09-30	1996-09-30	1997-08-06	1997-08-06	08/77,390.3	TW477055	NXP B.V.
A.050925US	Granted	SHALLOW TRENCH ISOLATION STRUCTURE AND METHOD FOR MAKING SAME	US	1997-08-06	1997-08-06	1997-08-06	1997-08-06	08/77,390.3	US6013558	NXP B.V.
A.050932US	Granted	DIFFERENTIAL MOS CURRENT MODE LOGIC CIRCUIT HAVING HIGH GAIN AND FAST SPEED	US	1997-06-23	1997-06-23	1998-08-05	1998-08-05	08/780,580	US6057227	NXP B.V.
A.050987US	Granted	SEMICONDUCTOR DEVICE HAVING LOAD DEVICE WITH TRENCH ISOLATION	US	1998-05-20	1998-05-20	1999-03-31	1999-03-31	09/083,251	US5977800	NXP B.V.
A.050973US	Granted	SHALLOW TRENCH CAPACITIVE STRUCTURES FOR SUPPRESSING INDUCTIVE	US	1998-03-31	1998-03-31	1999-08-26	1999-08-26	09/083,251	US60140188	NXP B.V.
A.050976US	Granted	METHOD FOR FORMING ALIGNED VIAS UNDER TRENCHES IN A DUAL DAM	US	1998-09-01	1998-09-01	1999-06-19	1999-06-19	09/1006,39	US6021759	NXP B.V.
A.050991US	Granted	MOSFET STRUCTURE HAVING IMPROVED SOURCE/DRAIN JUNCTION PERFORMANCE	US	1998-09-01	1998-09-01	1999-08-30	1999-08-30	09/389,336	US6465311	NXP B.V.
A.051190US	Granted	HIGH DIFFERENTIAL IMPEDANCE LOAD	US	1999-09-01	1999-09-01	1999-08-04	1999-08-04	09/389,336	US6154018	NXP B.V.
A.051231US	Granted	NON-POWER-OF-TWO GATE-CODE COUNTER AND BINARY INCREMENTER TH	US	1999-11-04	1999-11-04	1999-11-04	1999-11-04	09/434,218	US6140154	NXP B.V.
A.051241US	Granted	TRENCH-DIFFUSION CORNER ROUNDING IN SHALLOW TRENCH (STI) PRO	US	1999-12-16	1999-12-16	1999-12-16	1999-12-16	09/465,151	US6150234	NXP B.V.
B.034178U5	Granted	POWER S/C TEMPERATURE SENSE (DIODE)MOST CIRCUIT	US	1997-08-08	1998-08-06	1998-08-06	1998-08-06	09/129,809	US6084462	NXP B.V.

PATENT
REEL: 039610 FRAME: 0749

NU01752US	Granted	TRENCH MOST EDGE TERMINATION BY WIDE/DEEP TRENCH	US	1999-07-22	2000-07-24	09/6234481		US56359308	NXP B.V.
NU01766US	Granted	SELF ALIGNED TRENCH FET PROCESS USING SOURCE DIFFUSION	US	1999-09-28	2000-09-28	09/6718881		US56569921	NXP B.V.
NU01773US	Granted	ICSP FOR POWER TRANSISTORS	US	1999-11-11	2000-11-10	09/7096653		US56420755	NXP B.V.
NU00065US	Granted	SELF ALIGNED TRENCH MOST PROCESS WITH SIDE WALL SOURCE	US	1999-11-30	2000-11-29	09/7254410	US20010008900	US56496072	NXP B.V.
NU00013US	Granted	MULTI-RESURF DIODE WITH SEMI-INSULATING LAYERS	US	2000-02-12	2001-02-12	09/7814689	US20010013613	US56436729	NXP B.V.
NU000162R	Granted	LV MOSFET WITH I OF N DRAIN CONNECTION PLUG	US	2000-03-10	2001-03-09	09/8003326		US56600194	NXP B.V.
NU000162R	Granted	LATERAL DEEP-TRENCH RESURF MOS DEVICE	FR	2000-03-23		01/9153295		FR1208600	NXP B.V.
NU000162R	Granted	LATERAL DEEP-TRENCH RESURF MOS DEVICE	DE	2000-03-23		01/9153295		DE60121158	NXP B.V.
NU000247US	Granted	LATERAL TRENCH MOS GATE COOL MOS EXTENSIONS	US	2000-04-26	2001-04-24	09/840816	US20010045578	US5619777	NXP B.V.
NU000247R	Granted	STEPPED OXIDE FABRICATION IN INVERSE TRENCH MOS	FR	2000-04-26		01/9362284		FR1281200	NXP B.V.
NU000247DE	Granted	STEPPED OXIDE FABRICATION IN INVERSE TRENCH MOS	DE	2000-04-26		01/9362284		DE60130647	NXP B.V.
NU000292US	Granted	LATERAL TRENCH MOS GATE COOL MOS EXTENSIONS	US	2000-05-20	2001-05-18	09/860311		US5655502	NXP B.V.
NU000296B2	Granted	LATERAL TRENCH MOS GATE COOL MOS EXTENSIONS	DE	2000-05-20		01/9483101		DE61299332	NXP B.V.
NU000299E1	Granted	LATERAL TRENCH MOS GATE COOL MOS EXTENSIONS	FR	2000-05-20		01/9483101		FR1295342	NXP B.V.
NU000299R1	Granted	LATERAL TRENCH MOS GATE COOL MOS EXTENSIONS	FR	2000-05-20		01/9483101		FR1295342	NXP B.V.
NU01060US	Granted	SELF ALIGNED TRENCH MOS FABRICATION	US	2001-01-23	2002-06-04	10/0755350	US20020137291	US56521498	NXP B.V.
NU01060E09	Granted	EDGE TERMINATIONS FOR RESURF TRENCH GATE MOSFETS	DE	2001-01-23		02/7348705		DE60232855	NXP B.V.
NU010664US	Granted	EDGE TERMINATIONS FOR RESURF TRENCH GATE MOSFETS	US	2001-09-13	2002-09-10	11/0236175	US20030047776	US5636890	NXP B.V.
NU010926US	Granted	Combination of a Control Unit and a Logic Application, in which the Combination is Connected to a System	US	2001-12-18	2002-12-12	11/0317386	US20030155956	US5661875	NXP B.V.
NU020953CN	Granted	MOSFET WITH TWO-STEPPED BOTTOM FRAME	CN	2002-10-07		038228866.7		CN16891157	NXP B.V.
NU020953US	Granted	MOSFET WITH TWO-STEPPED BOTTOM FRAME	US	2002-10-07	2005-09-18	10/530304	US20070096301	US57911256	NXP B.V.
NU02102US	Granted	FALSESAFE METHOD AND CIRCUIT	US	2002-10-21	2003-09-19	10/531998	US20050285632	US5765574	NXP B.V.
NU021358US1	Granted	INTEGRATED HALF-BRIDGE POWER CIRCUIT	US	2002-12-10	2003-12-08	10/537575	US20060054967	US5749750	NXP B.V.
NU021416US	Granted	TRENCH MOSFET WITH SIDEWALL GATE	US	2002-12-14	2003-12-08	10/538216	US20060049453	US5762460	NXP B.V.
NU021416R08	Granted	TRENCH MOSFET WITH SIDEWALL GATE	FR	2002-12-14		038132809		FR1573824	NXP B.V.
NU021416E09	Granted	TRENCH MOSFET WITH SIDEWALL GATE	DE	2002-12-14		038132809		DE60340451	NXP B.V.
NU021416G810	Granted	TRENCH MOSFET WITH SIDEWALL GATE	FR	2002-12-14		038132809		FR1573824	NXP B.V.
NU021417US	Granted	THICK TRENCH BOTTOM OXIDE BY OXIDATION OF POLY-SI	US	2002-12-14	2003-12-08	10/538212	US20060017097	US5799010	NXP B.V.
NU021481US	Granted	PUNCH THROUGH DIODES: CONTROLLING THE CLAMPING	US	2003-02-18	2004-02-12	10/545622	US200600145191	US5782669	NXP B.V.
NU030123US2	Granted	PUNCH THROUGH DIODES: CONTROLLING THE CLAMPING	US	2003-02-18	2004-02-12	12/239267	US20060026500	US5748404	NXP B.V.
NU031245CN1	Granted	SWITCH	CN	2003-10-23		20048003154.1		CN1871771	NXP B.V.
NU031245US1	Granted	SWITCH	US	2003-10-23	2004-10-13	11/0572985	US20070080737	US57504526	NXP B.V.
NU031245E02	Granted	SWITCH	FR	2003-10-23		04470248.5		FR1678828	NXP B.V.
NU031245E03	Granted	SWITCH	DE	2003-10-23		04470248.5		DE602004037647	NXP B.V.
NU031245G04	Granted	SWITCH	GB	2003-10-23		04470248.5		GB1678828	NXP B.V.
NU040812CN1	Granted	STACKED DIE PACKAGE (IC ON ESD DEVICE)	CN	2004-07-13		200580023520.3		CN1985370	NXP B.V.
NU040812US1	Granted	STACKED DIE PACKAGE (IC ON ESD DEVICE)	US	2004-07-13	2005-07-06	11/632511	US200580001607	US56159032	NXP B.V.
US008009US	Granted	SHALLOW TRENCH ISOLATION METHOD FOR FORMING	US	2000-03-06	2000-03-06	09/519310		US56544860	NXP B.V.
US008024US	Granted	TRENCH-DIFFUSION CORNER ROUNDING IN A	US	2000-03-07	2000-03-07	09/519908		US5626283	NXP B.V.
US008045US	Granted	VOLTAGE STABILIZED LOW LEVEL DRIVER	US	2000-08-17	2000-08-17	09/642181		US56431622	NXP B.V.
US008045R07	Granted	VOLTAGE STABILIZED LOW LEVEL DRIVER	FR	2000-08-17		101958069.5		FR1512166	NXP B.V.
US008045E08	Granted	VOLTAGE STABILIZED LOW LEVEL DRIVER	DE	2000-08-17		101958069.5		DE60138392	NXP B.V.
US008066US	Granted	VOLTAGE REGULATOR CIRCUIT	US	2000-05-31	2000-05-31	09/583325		US56223353	NXP B.V.
US008068US	Granted	VOLTAGE REGULATOR CIRCUIT	US	2000-05-31	2000-05-31	09/783478		US56580721	NXP B.V.
US030345US2	Granted	A SELF ALIGNED DUAL OXIDE LVMOSFET DEVICE AND A METHOD OF FABRICATING SAME	US	2003-09-22	2004-10-01	09/968142	US20030080389	US56518891	NXP B.V.
81633417US01	Published	PNEUMATIC WATER EXPANSION	US	2003-09-22	2004-09-21	14/478866	US20160071748	US57485916	NXP B.V.
81633417US03	Published	PNEUMATIC WATER EXPANSION	WO	2014-09-05	2015-09-02	CN20151088840	WO2016031424		NXP B.V.
81633417US04	Application	PNEUMATIC WATER EXPANSION	TW	2014-09-05	2015-09-04	11/4730366			NXP B.V.
81639544US02	Application	FAIR-GUIDED TAPE AND REEL SYSTEM AND METHOD	WO	2015-06-18	2015-05-12	EP20167060753			NXP B.V.
81639544US02	Application	FAIR-GUIDED TAPE AND REEL SYSTEM AND METHOD	WO	2015-06-18	2015-05-12	EP20167060753			NXP B.V.
81639544US01	Application	High Precision High Speed Water Stage with Mass Compensation	EP	2015-12-03		151977543			NXP B.V.
NU030041US	Granted	CHIP TRANSFER METHOD AND APPARATUS	US	2003-01-16	2003-12-11	10/561197	US20070137031	US57726011	NXP B.V.
NU030041CN	Granted	CHIP TRANSFER METHOD AND APPARATUS	CN	2003-01-16		03815128.8	CN1739186	CN200380108904	NXP B.V.
NU030041R09	Granted	CHIP TRANSFER METHOD AND APPARATUS	FR	2003-01-16		03815128.8		FR1588402	NXP B.V.
NU030041DE0	Granted	CHIP TRANSFER METHOD AND APPARATUS	DE	2003-01-16		03815128.8		DE60138308	NXP B.V.
NU030041GB11	Granted	CHIP TRANSFER METHOD AND APPARATUS	GB	2003-01-16		03815128.8		GB1588402	NXP B.V.