

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
Stylesheet Version v1.2

EPAS ID: PAT5899079

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
STATS CHIPAC PTE. LTD.	11/28/2019
RECEIVING PARTY DATA	
Name:	JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Street Address:	NO. 500 LINJIANG ROAD
Internal Address:	YUECHENG DISTRICT
City:	SHAOXING
State/Country:	CHINA
PROPERTY NUMBERS Total: 2	
Property Type	Number
Application Number:	16558135
Application Number:	16570049
CORRESPONDENCE DATA	
Fax Number:	
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>	
Phone:	4804999400
Email:	main@plgaz.com
Correspondent Name:	PATENT LAW GROUP: ATKINS AND ASSOCIATES, P.C.
Address Line 1:	123 W CHANDLER HEIGHTS ROAD, #12535
Address Line 4:	CHANDLER, ARIZONA 85248
ATTORNEY DOCKET NUMBER:	2515.5044
NAME OF SUBMITTER:	MARITZA O'NEILL
SIGNATURE:	/MARITZA O'NEILL/
DATE SIGNED:	01/08/2020
Total Attachments: 11	
source=Patent Assignment and Agreement#page1.tif	
source=Patent Assignment and Agreement#page2.tif	
source=Patent Assignment and Agreement#page3.tif	
source=Patent Assignment and Agreement#page4.tif	
source=Patent Assignment and Agreement#page5.tif	

source=Patent Assignment and Agreement#page6.tif
source=Patent Assignment and Agreement#page7.tif
source=Patent Assignment and Agreement#page8.tif
source=Patent Assignment and Agreement#page9.tif
source=Patent Assignment and Agreement#page10.tif
source=Patent Assignment and Agreement#page11.tif

PATENT ASSIGNMENT AND AGREEMENT

For good and valuable consideration, the receipt of which is hereby acknowledged, STATS CHIPPAC PTE. LTD. (STATS CHIPPAC), a Private Limited company, organized under the laws of Singapore, located at 5 Yishun Street 23, Singapore 768442, has sold, assigned, and transferred, and does hereby sell, assign, and transfer unto JCET SEMICONDUCTOR (SHAOXING) CO., LTD., a Company, organized under the laws of the People's Republic of China, located at No. 500 Linjiang Road, Yuecheng District, Shaoxing, China, and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States of America in and to certain inventions which are described, illustrated, and claimed in Appendix A and Appendix B to the foregoing Patent Assignment and Agreement, together with the entire right, title and interest in and to the applications, and any continuation, division, reissue, reexamination, extension, renewal, or substitute thereof, and in and to any patent which may grant upon such applications. JCET SEMICONDUCTOR hereby agrees and accepts the foregoing Patent Assignment and Agreement.

STATS CHIPPAC agrees that, when requested, STATS CHIPPAC will without charge to JCET SEMICONDUCTOR, but at its expense, sign all papers, take all rightful oaths, and do all acts which may be necessary, desirable, and convenient for applying, securing, and maintaining patents for the inventions in the United States for vesting title thereto in JCET SEMICONDUCTOR, its successors, assigns, and legal representatives or nominees.

STATS CHIPPAC covenants with JCET SEMICONDUCTOR, its successors, assigns, and legal representatives that the interest and property hereby conveyed is free from all prior assignment, grant, mortgage, license, or other encumbrance.

ASSIGNOR:

STATS CHIPPAC PTE. LTD.

By: Shen Bingang
Name: SHEN BINGANG
Title: General Legal Counsel
Date: Nov. 28, 2019

ASSIGNEE:

JCET SEMICONDUCTOR (SHAOXING) CO., LTD.

By: Zhang Li
Name: Zhang Li
Title: General Manager
Date: 2019.11.29

**APPENDIX A
PATENT ASSIGNMENT AND AGREEMENT**

No.	Reference No.	Patent No.	Application No.	Title
1	ST03-016	7,306,133	10/825,870	SYSTEM FOR FABRICATING AN INTEGRATED CIRCUIT PACKAGE ON A PRINTED CIRCUIT BOARD
2	ST02-016	7,056,375	10/846,176	METHOD OF MANUFACTURING DIFFERENT BOND PADS ON THE SAME SUBSTRATE OF AN INTEGRATED CIRCUIT PACKAGE
3	SC-P04-002	7,381,634	10/907,732	INTEGRATED CIRCUIT SYSTEM FOR BONDING
4	ST04-004	7,410,824	11/000,436	METHOD FOR SOLDER BUMPING, AND SOLDER BUMPING STRUCTURES PRODUCED THEREBY
5	SC-P04-003	7,566,650	11/185,822	INTEGRATED CIRCUIT SOLDER BUMPING SYSTEM
6	ST03-026	7,304,899	11/277,973	CHIP CARRIER AND FABRICATION METHOD
7	ST02-018.D1	7,443,039	11/508,382	SYSTEM FOR DIFFERENT BOND PADS IN AN INTEGRATED CIRCUIT PACKAGE
8	SC-P05-003	7,414,310	11/307,393	WAFER SCALE PACKAGE SYSTEM
9	SC-P05-005	7,651,257	11/638,906	INTEGRATED CIRCUIT STACKING SYSTEM WITH INTEGRATED PASSIVE COMPONENTS
10	SC-P05-004	6,666,037	11/563,948	INTEGRATED PASSIVE DEVICE SYSTEM
11	SC-P05-008	6,006,770	11/558,035	INTEGRATED CIRCUIT PACKAGE SYSTEM WITH BUMP PAD
12	SC-P06-110	6,178,982	11/618,306	DUAL MOLDED MULTI-CHIP PACKAGE SYSTEM
13	SC-P06-006	7,723,226	11/871,900	SOLDER BUMP CONFINEMENT SYSTEM FOR AN INTEGRATED CIRCUIT PACKAGE
14	SC-P06-148	7,602,956	11/688,292	METHOD OF FORMING SOLDER BUMP ON HIGH TOPOGRAPHY PLATED CU
15	SC-P06-161	7,727,876	11/689,318	METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
16	SC-P06-129	6,926,593	11/894,907	INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTECTED CONDUCTIVE LAYERS FOR PADS AND METHOD OF MANUFACTURING THEREOF
17	SC-P06-187	7,838,180	11/734,410	COMPACT COILS FOR HIGH PERFORMANCE FILTERS
18	SC-P06-164	6,106,486	11/757,889	SEMICONDUCTOR PACKAGING SYSTEM WITH STACKING AND METHOD OF MANUFACTURE THEREOF
19	SC-P07-021	7,829,890	11/760,207	MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
20	SC-P07-047	7,533,752	11/765,939	METHOD OF MAKING A WAFER LEVEL INTEGRATION PACKAGE
21	SC-P07-042	6,446,325	11/768,825	PACKAGE-IN-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
22	SC-P07-043	7,723,153	11/768,844	PACKAGE-IN-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
23	SC-P07-044	7,760,492	11/768,869	SAME SIZE DIE STACKED PACKAGE HAVING THROUGH-HOLE VIAS FORMED IN ORGANIC MATERIAL
24	SC-P06-111	7,883,706	11/770,690	CIRCUIT SYSTEM WITH CIRCUIT ELEMENT
25	SC-P06-079	6,189,090	11/843,648	INTEGRATED CIRCUIT PACKAGE SYSTEM WITH POST-PASSIVATION INTERCONNECTION AND INTEGRATION
26	SC-P07-048	7,667,336	11/858,749	SEMICONDUCTOR PACKAGE WITH PASSIVATION ISLAND FOR REDUCING STRESS ON SOLDER BUMPS
27	SC-P07-088	6,039,660	11/859,416	SOLDER BUMP WITH INNER CORE PILLAR IN SEMICONDUCTOR PACKAGE
28	SC-P07-100	7,701,040	11/860,377	SEMICONDUCTOR PACKAGE AND METHOD OF REDUCING ELECTROMAGNETIC INTERFERENCE BETWEEN DEVICES
29	SC-P07-113	7,585,750	11/861,233	SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIA ON SAW STREETS FORMED WITH PARTIAL SAW
30	SC-P37-115	7,829,908	11/861,244	SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
31	SC-P07-114	7,802,638	11/861,261	SEMICONDUCTOR DIE WITH THROUGH-HOLE VIA ON SAW STREETS AND THROUGH-HOLE VIA IN ACTIVE AREA OF DIE
32	ST03-026	7,626,812	11/877,813	CHIP CARRIER AND FABRICATION METHOD
33	SC-P06-147	7,727,876	11/934,009	SEMICONDUCTOR DEVICE AND METHOD OF PROTECTING PASSIVATION LAYER IN A SOLDER BUMP PROCESS
34	SC-P07-069	7,772,106	11/939,461	METHOD OF FORMING AN INDUCTOR ON A SEMICONDUCTOR WAFER
35	SC-P07-181	7,790,676	11/947,377	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
36	SC-P07-220	6,409,970	11/948,265	SEMICONDUCTOR DEVICE AND METHOD OF MAKING INTEGRATED PASSIVE DEVICES
37	SC-P07-236	7,638,395	11/951,729	SEMICONDUCTOR WAFER LEVEL INTERCONNECT PACKAGE UTILIZING CONDUCTIVE RING AND PAD FOR SEPARATE VOLTAGE SUPPLIES AND METHOD OF MAKING THE SAME
38	SC-P07-147	6,039,302	11/952,602	SEMICONDUCTOR PACKAGE AND METHOD OF FORMING SIMILAR STRUCTURE FOR TOP AND BOTTOM BONDING PADS

39	SC-P07-105	7,851,246	11/885,181	SEMICONDUCTOR DEVICE WITH OPTICAL SENSOR AND METHOD OF FORMING INTERCONNECT STRUCTURE ON FRONT AND BACKSIDE OF THE DEVICE
40	SC-P07-238	8,722,457	11/885,383	SYSTEM AND APPARATUS FOR WAFER LEVEL INTEGRATION OF COMPONENTS
41	SC-P07-088	8,488,577	12/036,843	SEMICONDUCTOR INTERCONNECT STRUCTURE WITH STACKED VIAS SEPARATED BY SIGNAL LINE AND METHOD THEREFOR
42	SC-P07-292	8,064,302	12/044,803	SEMICONDUCTOR PACKAGE HAVING SEMICONDUCTOR DIE WITH INTERNAL VERTICAL INTERCONNECT STRUCTURE AND METHOD THEREFOR
43	SC-P07-117	7,749,814	12/047,840	SEMICONDUCTOR DEVICE WITH INTEGRATED PASSIVE CIRCUIT AND METHOD OF MAKING THE SAME USING SACRIFICIAL SUBSTRATE
44	SC-P07-258	8,268,308	12/081,283	SEMICONDUCTOR DEVICE WITH CROSS-TALK ISOLATION USING M-CAP AND METHOD THEREOF
45	SC-P07-257	7,080,293	12/055,171	WAFER INTEGRATED WITH PERMANENT CARRIER AND METHOD THEREFOR
46	SC-P07-343	8,072,079	12/057,198	THROUGH HOLE VIAS AT SAW STREETS INCLUDING PROTRUSIONS OR RECESSES FOR INTERCONNECTION
47	SC-P07-348	7,964,450	12/128,548	WIRED-BONDLESS WAFER LEVEL PACKAGE WITH PLATED BUMPS AND INTERCONNECTS
48	SC-P07-183	7,883,721	12/137,242	METHOD AND APPARATUS FOR WAFER LEVEL INTEGRATION USING TAPERED VIAS
49	SC-P08-061	7,908,839	12/167,933	SEMICONDUCTOR DEVICE AND METHOD OF SHUNT TEST MEASUREMENT FOR PASSIVE CIRCUITS
50	SC-P08-107	7,772,080	12/167,140	SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING ELECTROSTATIC DISCHARGE PROTECTION FOR INTEGRATED PASSIVE DEVICES
51	SC-P08-087 & SC-P08-089	7,668,145	12/172,817	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED-DOWN RDL AND RECESSED THIN IN PERIPHERAL REGION OF THE DEVICE
52	SC-P07-309 & SC-P07-199	8,309,481	12/182,283	SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING COMMON VOLTAGE BAND WIRE BONDABLE REDISTRIBUTION
53	SC-P08-073	9,324,709	12/288,727	SEMICONDUCTOR DEVICE AND METHOD OF FORMING GROUNDING LAYER OVER INTEGRATED PASSIVE DEVICE USING CONDUCTIVE MATERIAL
54	SC-P07-120	8,129,845	12/207,324	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE IN NON-ACTIVE AREA OF WAFER
55	SC-P08-171	7,838,337	12/325,587	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERPOSER PACKAGE WITH THROUGH SILICON VIAS
56	SC-P08-198	8,354,304	12/329,431	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE POSTS EMBEDDED IN PHOTORESISTIVE ENCAPSULANT
57	SC-P07-378 & SC-P08-043	8,576,026	12/331,482	SEMICONDUCTOR DEVICE HAVING BALANCED BAND-PASS FILTER IMPLEMENTED WITH LC RESONATOR
58	SC-P08-175	7,935,570	12/331,608	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING INTEGRATED PASSIVE DEVICES INTO THE PACKAGE ELECTRICALLY INTERCONNECTED USING CONDUCTIVE PILLARS
59	SC-P08-172	7,741,148	12/332,118	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERCONNECT STRUCTURE FOR 3-D DEVICES USING ENCAPSULANT FOR STRUCTURAL SUPPORT
60	SC-P08-069	7,769,602	12/332,277	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER OVER A SEMICONDUCTOR DIE AFTER FORMING A BUILD-UP INTERCONNECT STRUCTURE
61	SC-P08-295	8,017,515	12/332,325	SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT POLYMER LAYER BETWEEN UBM AND CONFORMAL DIELECTRIC LAYER/RDL FOR STRESS RELIEF
62	SC-P08-287	7,842,128	12/333,977	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A VERTICAL INTERCONNECT STRUCTURE FOR 3-D PD/MALGSP
63	SC-P08-256	7,789,008	12/334,347	INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING THROUGH SILICON VIAS WITH PARTIAL DEPTH METAL FILL REGIONS AND METHOD OF MANUFACTURE THEREOF
64	ST03-028	7,733,881	12/393,034	CHIP CARRIER AND FABRICATION METHOD
65	SC-P08-280	8,035,458	12/403,234	SEMICONDUCTOR DEVICE AND METHOD OF INTEGRATING BALUN AND RF COUPLER ON A COMMON SUBSTRATE
66	SC-P08-320 & SC-P08-321	8,258,010	12/408,008	MAKING A SEMICONDUCTOR DEVICE HAVING CONDUCTIVE THROUGH ORGANIC VIAS
67	SC-P08-262	7,989,356	12/410,280	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ENHANCED UBM STRUCTURE FOR IMPROVING SOLDER JOINT RELIABILITY
68	SC-P08-423	8,163,587	12/410,312	SEMICONDUCTOR DEVICE AND METHOD OF FORMING NO-FLOW UNDERFILL MATERIAL AROUND VERTICAL INTERCONNECT STRUCTURE
69	SC-P08-422	8,405,228	12/411,154	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE UNDERFILL AND METHOD OF MANUFACTURE THEREOF
70	SC-P08-400	8,378,383	12/411,319	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER BETWEEN STACKED SEMICONDUCTOR DIE
71	SC-P08-288	8,531,015	12/412,279	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A THIN WAFER WITHOUT A CARRIER
72	SC-P08-427	8,003,445	12/412,312	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH Z-INTERCONNECTS HAVING TRACES AND METHOD OF MANUFACTURE THEREOF
73	SC-P08-454	7,965,942	12/487,988	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A 3D INDUCTOR FROM PREFABRICATED PILLAR FRAME
74	SC-P08-383	7,951,663	12/472,170	SEMICONDUCTOR DEVICE AND METHOD OF FORMING IPD STRUCTURE USING SMOOTH CONDUCTIVE LAYER AND BOTTOM-SIDE CONDUCTIVE LAYER
75	SC-P08-185	7,888,184	12/473,233	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH EMBEDDED CIRCUITRY AND POST, AND METHOD OF MANUFACTURE THEREOF
76	SC-P04-003	8,487,438	12/484,089	INTEGRATED CIRCUIT SYSTEM HAVING DIFFERENT SIZE SOLDER BUMPS AND DIFFERENT SIZE BONDING PADS
77	SC-P07-047	7,843,042	12/493,108	WAFER LEVEL INTEGRATION PACKAGE
78	SC-P08-426	8,287,252	12/507,130	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING THERMALLY CONDUCTIVE LAYER IN INTERCONNECT STRUCTURE FOR HEAT DISSIPATION
79	SC-P07-113	8,017,501	12/533,160	SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW

80	SC-P07-113	8,021,923	12/538,270	SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW
81	SC-P07-113	8,017,521	12/533,344	SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW
82	SC-P08-324	8,587,128	12/534,029	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH THROUGH SILICON VIA BASE AND METHOD OF MANUFACTURE THEREOF
83	SC-P09-052	8,003,498	12/541,334	SEMICONDUCTOR DEVICE AND METHOD OF MOUNTING SEMICONDUCTOR DIE TO HEAT SPREADER ON TEMPORARY CARRIER AND FORMING POLYMER LAYER AND CONDUCTIVE LAYER OVER THE DIE
84	SC-P09-011	8,324,872	12/545,380	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DUAL-ACTIVE SIDED SEMICONDUCTOR DIE IN FLAT QFN WAFER LEVEL CHIP SCALE PACKAGE
85	SC-P09-036	8,397,060	12/551,370	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PRE-MOLDED SEMICONDUCTOR DIE HAVING BUMPS EMBEDDED IN ENCAPSULANT
86	SC-P09-022	8,358,179	12/557,332	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DIRECTIONAL RF COUPLER WITH IPD FOR ADDITIONAL RF SIGNAL PROCESSING
87	SC-P09-093	8,143,097	12/565,380	SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPEN CAVITY IN TSV INTERPOSER TO CONTAIN SEMICONDUCTOR DIE IN WLCSP
88	SC-P09-113	8,883,559	12/567,033	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ADHESIVE MATERIAL TO SECURE SEMICONDUCTOR DIE TO CARRIER IN WLCSP
89	SC-P08-287	8,796,846	12/572,599	SEMICONDUCTOR DEVICE WITH A VERTICAL INTERCONNECT STRUCTURE FOR 3-D FO-WLCSP
90	SC-P07-021	8,584,382	12/579,286	MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
91	SC-P07-021	8,603,630	12/579,299	MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
92	SC-P07-021	8,329,154	12/579,307	MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
93	SC-P08-288	8,592,973	12/580,932	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE-ON-PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOF
94	SC-P07-021	8,823,468	12/588,351	MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
95	SC-P08-455	8,918,482	12/612,838	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WLCSP USING WAFER SECTIONS CONTAINING MULTIPLE DIE
96	SC-P07-258	7,923,295	12/613,428	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE DEVICE USING SACRIFICIAL CARRIER
97	SC-P09-091	8,188,510	12/621,738	SEMICONDUCTOR DEVICE AND METHOD OF FORMING IPD ON MOLDED SUBSTRATE
98	SC-P09-121	8,034,861	12/628,975	SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT STRESS RELIEF BUFFER AROUND LARGE ARRAY WLCSP
99	SC-P08-075	8,575,018	12/629,831	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BUMP STRUCTURE WITH MULTILAYER UBM AROUND BUMP FORMATION AREA
100	SC-P08-087 & SC-P08-088	8,080,882	12/641,958	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED-DOWN RDL AND RECESSED THV IN PERIPHERAL REGION OF THE DEVICE
101	SC-P07-049	7,989,445	12/651,758	SEMICONDUCTOR PACKAGE WITH PASSIVATION ISLAND FOR REDUCING STRESS ON SOLDER BUMPS
102	SC-P09-124	8,138,014	12/699,923	METHOD OF FORMING THIN PROFILE WLCSP WITH VERTICAL INTERCONNECT OVER PACKAGE FOOTPRINT
103	SC-P09-085	8,574,960	12/699,482	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CAVITY ADJACENT TO SENSITIVE REGION OF SEMICONDUCTOR DIE USING WAFER LEVEL UNDERFILL MATERIAL
104	SC-P08-148	8,304,804	12/700,114	SEMICONDUCTOR DEVICE WITH SOLDER BUMP FORMED ON HIGH TOPOGRAPHY PLATED CU PADS
105	SC-P08-187	8,111,112	12/705,790	SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPACT COILS FOR HIGH PERFORMANCE FILTER
106	SC-P08-187	8,111,113	12/705,810	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THIN FILM CAPACITOR
107	SC-P09-227	8,822,281	12/710,995	SEMICONDUCTOR DEVICE AND METHOD OF FORMING TSV AND TSV IN WLCSP USING SAME CARRIER
108	SC-P08-432	8,922,965	12/717,336	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PACKAGE-ON-PACKAGE STRUCTURE ELECTRICALLY INTERCONNECTED THROUGH TSV IN WLCSP
109	SC-P09-149 & SC-P08-160	8,241,856	12/718,478	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WAFER LEVEL MULTI-ROW ETCHED LEAD PACKAGE
110	SC-P08-120	8,951,839	12/724,354	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS THROUGH INTERCONNECT STRUCTURES AND ENCAPSULANT OF WLCSP
111	SC-P08-383	8,343,889	12/724,367	SEMICONDUCTOR DEVICE AND METHOD OF FORMING REPASSIVATION LAYER WITH REDUCED OPENING TO CONTACT PAD OF SEMICONDUCTOR DIE
112	SC-P09-091	8,781,006	12/728,860	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INDUCTOR ON POLYMER MATRIX COMPOSITE SUBSTRATE
113	SC-P10-002	8,791,775	12/750,517	SEMICONDUCTOR DEVICE AND METHOD OF FORMING HIGH-ATTENUATION BALANCED BAND-PASS FILTER
114	SC-P10-006	8,268,575	12/760,855	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RF BALUN HAVING REDUCED CAPACITIVE COUPLING AND HIGH CMRR
115	SC-P08-098	8,486,557	12/766,067	SOLDER BUMP CONFINEMENT SYSTEM FOR AN INTEGRATED CIRCUIT PACKAGE
116	SC-P07-043	8,847,253	12/787,750	PACKAGE-ON-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
117	SC-P08-131	8,120,183	12/763,386	METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
118	SC-P08-085	8,508,826	12/766,807	SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPENINGS IN THERMALLY-CONDUCTIVE FRAME OF FO-WLCSP TO DISSIPATE HEAT AND REDUCE PACKAGE HEIGHT
119	SC-P08-172	8,025,193	12/775,170	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERCONNECT STRUCTURE FOR 3-D DEVICES USING ENCAPSULANT FOR STRUCTURAL SUPPORT
120	SC-P08-172	8,049,328	12/775,188	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERCONNECT STRUCTURE FOR 3-D DEVICES USING ENCAPSULANT FOR STRUCTURAL SUPPORT

121	SC-P09-114 & SC-P09-179	8,241,864	12/778,761	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING BUMPS FORMED ON SEMICONDUCTOR DIE INTO PENETRABLE ADHESIVE LAYER TO REDUCE DIE SHIFTING DURING ENCAPSULATION
122	SC-P09-108	8,358,392	12/780,268	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE AND MOUNTING SEMICONDUCTOR DIE IN RECESSED ENCAPSULANT
123	SC-P09-087	8,258,012	12/780,295	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DISCONTINUOUS PROTECTION LAYERS BETWEEN SEMICONDUCTOR DIE
124	SC-P09-083	8,357,884	12/781,751	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PREFABRICATED MULTI-DIE LEADFRAME FOR ELECTRICAL INTERCONNECT OF STACKED SEMICONDUCTOR DIE
125	SC-P09-438	8,458,390	12/787,216	INTEGRATED CIRCUIT PACKAGE SYSTEM WITH EMBEDDED DIE SUPERSTRUCTURE AND METHOD OF MANUFACTURE THEREOF
126	SC-P09-195	8,349,858	12/787,873	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE POSTS AND HEAT SINK OVER SEMICONDUCTOR DIE USING LEADFRAME
127	SC-P07-044	8,062,929	12/788,785	SEMICONDUCTOR DEVICE AND METHOD OF STACKING SAME SIZE SEMICONDUCTOR DIE ELECTRICALLY CONNECTED THROUGH CONDUCTIVE VIA FORMED AROUND PERIPHERY OF THE DIE
128	SC-P09-231	8,484,279	12/792,031	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EMI SHIELDING LAYER WITH CONDUCTIVE MATERIAL AROUND SEMICONDUCTOR DIE
129	SC-P09-157	8,105,872	12/792,088	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PREFABRICATED EMI SHIELDING FRAME WITH CAVITIES CONTAINING PENETRABLE MATERIAL OVER SEMICONDUCTOR DIE
130	SC-P09-214	8,318,441	12/794,598	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SACRIFICIAL ADHESIVE OVER CONTACT PADS OF SEMICONDUCTOR DIE
131	SC-P09-378	8,183,120	12/816,190	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER AROUND BACK SURFACE AND SIDES OF SEMICONDUCTOR WAFER CONTAINING IPD STRUCTURE
132	SC-P09-275	8,349,846	12/816,225	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RF FEM WITH LC FILTER AND IPD FILTER OVER SUBSTRATE
133	SC-P09-175	8,202,797	12/820,491	INTEGRATED CIRCUIT SYSTEM WITH RECESSED THROUGH SILICON VIA PADS AND METHOD OF MANUFACTURE THEREOF
134	SC-P09-217	8,820,455	12/822,458	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ANISOTROPIC CONDUCTIVE FILM BETWEEN SEMICONDUCTOR DIE AND BUILD-UP INTERCONNECT STRUCTURE
135	SC-P09-178	8,796,137	12/822,489	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RDL ALONG SLOPED SIDE SURFACE OF SEMICONDUCTOR DIE FOR Z-DIRECTION INTERCONNECT
136	SC-P07-089	8,308,452	12/828,368	METHOD OF FORMING AN INDUCTOR ON A SEMICONDUCTOR WAFER
137	SC-P08-167	8,558,277	12/831,047	SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING ELECTROSTATIC DISCHARGE PROTECTION FOR INTEGRATED PASSIVE DEVICES
138	SC-P08-176	8,835,440	12/852,433	SEMICONDUCTOR DIE AND METHOD OF FORMING FO-WLCSP VERTICAL INTERCONNECT USING TSV AND TMY
139	SC-P09-098	8,318,541	12/853,885	SEMICONDUCTOR DEVICE AND METHOD OF FORMING VERTICAL INTERCONNECT IN FO-WLCSP USING LEADFRAME DISPOSED BETWEEN SEMICONDUCTOR DIE
140	SC-P09-253	8,193,610	12/853,895	SEMICONDUCTOR DEVICE AND METHOD OF FORMING 8-STAGE CONDUCTIVE POLYMER OVER CONTACT PADS OF SEMICONDUCTOR DIE IN FO-WLCSP
141	SC-P09-051	8,343,810	12/857,362	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLCSP HAVING CONDUCTIVE LAYERS AND CONDUCTIVE VIAS SEPARATED BY POLYMER LAYERS
142	SC-P07-161	8,592,252	12/858,593	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
143	SC-P07-161	8,398,091	12/858,602	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
144	SC-P07-161	8,282,668	12/858,615	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
145	SC-P09-213	8,288,201	12/858,634	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLCSP WITH DISCRETE SEMICONDUCTOR COMPONENTS MOUNTED UNDER AND OVER SEMICONDUCTOR DIE
146	SC-P09-327	8,087,490	12/870,566	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED INTERCONNECT LAYER FOR STACKED SEMICONDUCTOR DIE
147	SC-P08-059	8,498,439	12/871,401	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER OVER A SEMICONDUCTOR DIE AFTER FORMING A BUILD-UP INTERCONNECT STRUCTURE
148	SC-P09-235	8,818,748	12/874,767	SEMICONDUCTOR DEVICE AND METHOD OF FORMING TSV SEMICONDUCTOR WAFER WITH EMBEDDED SEMICONDUCTOR DIE
149	SC-P09-228	8,383,457	12/875,961	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER FRAME OVER SEMICONDUCTOR DIE TO PROVIDE VERTICAL INTERCONNECT
150	SC-P08-228	8,354,287	12/876,013	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DIFFERENT HEIGHT CONDUCTIVE PILLARS TO ELECTRICALLY INTERCONNECT STACKED LATERALLY OFFSET SEMICONDUCTOR DIE
151	SC-P10-803	8,080,445	12/876,425	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WLP WITH SEMICONDUCTOR DIE EMBEDDED WITHIN PENETRABLE ENCAPSULANT BETWEEN TSV INTERPOSERS
152	SC-P09-281	8,435,934	12/880,255	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BOND-ON-LEAD INTERCONNECTION FOR MOUNTING SEMICONDUCTOR DIE IN FO-WLCSP
153	SC-P10-814	8,499,922	12/882,110	SEMICONDUCTOR DEVICE AND METHOD OF FORMING LEADFRAME INTERPOSER OVER SEMICONDUCTOR DIE AND TSV SUBSTRATE FOR VERTICAL ELECTRICAL INTERCONNECT
154	SC-P09-208	8,421,212	12/887,581	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH ACTIVE SURFACE HEAT REMOVAL AND METHOD OF MANUFACTURE THEREOF
155	SC-P07-115	8,247,288	12/895,430	SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
156	SC-P07-236	8,097,943	12/905,767	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WATER LEVEL, GROUND PLANE AND POWER SINK
157	SC-P08-171	8,263,438	12/905,823	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERPOSER PACKAGE WITH THROUGH SILICON VIAS
158	SC-P09-181	8,337,118	12/914,878	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED INTERPOSER FOR STACKING AND ELECTRICALLY CONNECTING SEMICONDUCTOR DIE
159	SC-P09-515	8,283,435	12/914,895	SEMICONDUCTOR DEVICE AND METHOD OF STACKING SEMICONDUCTOR DIE IN MOLD LASER PACKAGE INTERCONNECTED BY BUMPS AND CONDUCTIVE VIAS

160	SC-P10-098	8,546,193	12/917,629	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PENETRABLE ENCAPSULANT AROUND SEMICONDUCTOR DIE AND INTERCONNECT STRUCTURE
161	SC-P07-160	8,666,248	12/641,683	SEMICONDUCTOR DEVICE WITH OPTICAL SENSOR AND METHOD OF FORMING INTERCONNECT STRUCTURE ON FRONT AND BACKSIDE OF THE DEVICE
162	SC-P10-110	8,173,769	12/981,280	SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPENINGS THROUGH ENCAPSULANT TO REDUCE WARPAGE AND STRESS ON SEMICONDUCTOR PACKAGE
163	SC-P08-448	8,894,048	12/664,117	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RECESSES IN SUBSTRATE FOR SAME SIZE OR DIFFERENT SIZED DIE WITH VERTICAL INTEGRATION
164	SC-P07-257	8,125,073	13/004,111	WAFER INTEGRATED WITH PERMANENT CARRIER AND METHOD THEREFOR
165	SC-P07-114	8,815,643	13/021,858	METHOD OF FABRICATING SEMICONDUCTOR DIE WITH THROUGH-ROLE VIA ON SAW STREETS AND THROUGH-HOLE VIA IN ACTIVE AREA OF DIE
166	SC-P08-185	8,957,830	13/023,293	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH EMBEDDED CIRCUITRY AND POST
167	SC-P09-280	8,273,804	13/032,538	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WL CSP STRUCTURE USING PROTRUDED MLP
168	SC-P08-336	8,025,344	13/034,075	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BOND WIRES BETWEEN SEMICONDUCTOR DIE CONTACT PADS AND CONDUCTIVE TOV IN PERIPHERAL AREA AROUND SEMICONDUCTOR DIE
169	SC-P08-281	8,623,702	13/034,133	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE THV AND RDL ON OPPOSITE SIDES OF SEMICONDUCTOR DIE FOR RDL-TO-RDL BONDING
170	SC-P10-137	8,466,544	13/035,689	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER AND OPPOSING BUILD-UP INTERCONNECT STRUCTURE WITH CONNECTING CONDUCTIVE TMV FOR ELECTRICAL INTERCONNECT OF FG-WL CSP
171	SC-P10-092	8,838,301	13/037,161	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BUMP STRUCTURE WITH INSULATING BUFFER LAYER TO REDUCE STRESS ON SEMICONDUCTOR WAFER
172	SC-P10-032	8,268,677	13/043,179	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER OVER SEMICONDUCTOR DIE MOUNTED TO TSV INTERPOSER
173	SC-P08-175	8,184,103	13/048,771	SEMICONDUCTOR DEVICE HAVING EMBEDDED INTEGRATED PASSIVE DEVICES ELECTRICALLY INTERCONNECTED USING CONDUCTIVE PILLARS
174	SC-P08-353	8,000,092	13/050,690	SEMICONDUCTOR DEVICE HAVING IPD STRUCTURE WITH SMOOTH CONDUCTIVE LAYER AND BOTTOM-SIDE CONDUCTIVE LAYER
175	SC-P07-348	8,802,376	13/101,857	WIREBONDLESS WAFER LEVEL PACKAGE WITH PLATED BUMPS AND INTERCONNECTS
176	SC-P10-283	8,388,033	13/118,328	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EWLB PACKAGE CONTAINING STACKED SEMICONDUCTOR DIE ELECTRICALLY CONNECTED THROUGH CONDUCTIVE VIAS FORMED IN ENCAPSULANT AROUND DIE
177	SC-P10-234	8,252,172	13/149,828	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EWLB SEMICONDUCTOR PACKAGE WITH VERTICAL INTERCONNECT STRUCTURE AND CAVITY REGION
178	SC-P10-272	8,268,209	13/153,295	SEMICONDUCTOR DEVICE AND METHOD OF USING LEADFRAME BODIES TO FORM OPENINGS THROUGH ENCAPSULANT FOR VERTICAL INTERCONNECT OF SEMICONDUCTOR DIE
179	SC-P10-239	8,587,120	13/167,487	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE OVER SEED LAYER ON CONTACT PAD OF SEMICONDUCTOR DIE WITHOUT UNDERCUTTING SEED LAYER BENEATH INTERCONNECT STRUCTURE
180	SC-P10-276	8,324,673	13/167,848	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH WAFER LEVEL RECONFIGURATION AND METHOD OF MANUFACTURE THEREOF
181	SC-P10-128	8,202,713	13/181,412	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RDL OVER CONTACT PAD WITH HIGH ALIGNMENT TOLERANCE OR REDUCED INTERCONNECT PITCH
182	SC-P09-052	8,048,209	13/190,339	SEMICONDUCTOR DEVICE AND METHOD OF MOUNTING SEMICONDUCTOR DIE TO HEAT SPREADER ON TEMPORARY CARRIER AND FORMING POLYMER LAYER AND CONDUCTIVE LAYER OVER THE DIE
183	SC-P08-290	8,350,381	13/219,374	SEMICONDUCTOR DEVICE AND METHOD OF INTEGRATING BALLUN AND RF COUPLER ON A COMMON SUBSTRATE
184	SC-P09-121	8,912,648	13/231,789	SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT STRESS RELIEF BLIFER AROUND LARGE ARRAY WL CSP
185	SC-P08-129	8,389,396	13/233,402	METHOD FOR MANUFACTURE OF INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTECTED CONDUCTIVE LAYERS FOR PADS
186	SC-P10-277	8,177,632	13/234,635	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A RECONFIGURED STACKABLE WAFER LEVEL PACKAGE WITH VERTICAL INTERCONNECT
187	SC-P07-147	8,921,983	13/235,413	SEMICONDUCTOR PACKAGE AND METHOD OF FORMING SIMILAR STRUCTURE FOR TOP AND BOTTOM BONDING PADS
188	SC-P07-098	8,304,339	13/237,828	SOLDER BUMP WITH INNER CORE PILLAR IN SEMICONDUCTOR PACKAGE
189	SC-P10-114	8,678,863	13/243,214	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT SUBSTRATE FOR FG-WL CSP
190	SC-P11-091	8,385,068	13/243,558	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STACKED VIAS WITHIN INTERCONNECT STRUCTURE FOR FG-WL CSP
191	SC-P07-344	8,940,636	13/273,597	THROUGH HOLE VIAS AT SAW STREETS INCLUDING PROTRUSIONS OR RECESSES FOR INTERCONNECTION
192	SC-P10-083	8,054,085	13/284,003	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WLP WITH SEMICONDUCTOR DIE EMBEDDED WITHIN PENETRABLE ENCAPSULANT BETWEEN TSV INTERPOSERS
193	SC-P11-213	8,510,098	13/285,843	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RECONSTITUTED WAFER WITH LARGER CARRIER TO ACHIEVE MORE EWLB PACKAGES PER WAFER WITH ENCAPSULANT DEPOSITED UNDER TEMPERATURE AND PRESSURE
194	SC-P11-107	8,142,522	13/307,845	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RDL UNDER BUMP FOR ELECTRICAL CONNECTION TO ENCLOSED BUMP
195	SC-P10-288	8,824,383	13/311,266	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTEGRATED PASSIVE DEVICE OVER SEMICONDUCTOR DIE WITH CONDUCTIVE BRIDGE AND FAN-OUT REDISTRIBUTION LAYER

196	SC-P11-103	8,863,326	13/812,730	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PATTERNED REPASSIVATION OPENINGS BETWEEN RDL AND UBM TO REDUCE ADVERSE EFFECTS OF ELECTRO-MIGRATION
197	SC-P10-233	8,810,286	13/816,010	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THICK ENCAPSULANT FOR STIFFNESS WITH RECESSES FOR STRESS RELIEF IN FO-WLCSP
198	SC-P11-163	8,658,388	13/815,033	SEMICONDUCTOR DEVICE AND METHOD OF FORMING GUARD RINGS AROUND CONDUCTIVE TSV THROUGH SEMICONDUCTOR WAFER
199	SC-P11-108	8,606,191	13/824,446	SEMICONDUCTOR DEVICE AND METHOD OF FORMING UBM STRUCTURE ON BACK SURFACE OF TSV SEMICONDUCTOR WAFER
200	SC-P11-139	8,710,670	13/826,118	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH COUPLING FEATURES AND METHOD OF MANUFACTURE THEREOF
201	SC-P11-146	8,632,892	13/826,126	SEMICONDUCTOR DEVICE AND METHOD OF FORMING VERTICAL INTERCONNECT STRUCTURE WITH CONDUCTIVE MICRO VIA ARRAY FOR 3-D FO-WLCSP
202	SC-P10-232	8,648,470	13/826,167	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLCSP WITH MULTIPLE ENCAPSULANTS
203	SC-P11-111	8,742,581	13/833,395	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER IN NOTCHES AROUND CONDUCTIVE TSV FOR STRESS RELIEF
204	SC-P11-024 & SC-P11-037	8,456,092	13/833,739	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER DISPOSED OVER THE SEMICONDUCTOR DIE FOR STRESS RELIEF
205	SC-P07-292	8,548,185	13/836,631	SEMICONDUCTOR PACKAGE HAVING SEMICONDUCTOR DIE WITH INTERNAL VERTICAL INTERCONNECT STRUCTURE AND METHOD THEREFOR
206	SC-P07-292	8,723,388	13/835,887	SEMICONDUCTOR PACKAGE HAVING SEMICONDUCTOR DIE WITH INTERNAL VERTICAL INTERCONNECT STRUCTURE AND METHOD THEREFOR
207	SC-P07-236	8,390,981	13/846,415	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WAFER LEVEL GROUND PLANE AND POWER RING
208	SC-P09-327	8,946,870	13/848,510	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED INTERCONNECT LAYER FOR STACKED SEMICONDUCTOR DIE
209	SC-P09-137	8,581,370	13/849,828	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PREFABRICATED EMI SHIELDING FRAME WITH CAVITIES CONTAINING PENETRABLE MATERIAL OVER SEMICONDUCTOR DIE
210	SC-P09-137	8,492,196	13/849,819	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PREFABRICATED EMI SHIELDING FRAME WITH CAVITIES CONTAINING PENETRABLE MATERIAL OVER SEMICONDUCTOR DIE
211	SC-P09-327	8,283,205	13/850,298	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED INTERCONNECT LAYER FOR STACKED SEMICONDUCTOR DIE
212	SC-P06-161	8,399,990	13/855,354	METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
213	SC-P11-213	8,524,577	13/868,068	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RECONSTITUTED WAFER WITH LARGER CARRIER TO ACHIEVE MORE EWL/B PACKAGES PER WAFER WITH ENCAPSULANT DEPOSITED UNDER TEMPERATURE AND PRESSURE
214	SC-P09-124	8,269,585	13/863,853	SEMICONDUCTOR DEVICE WITH THIN PROFILE WLCSP WITH THIN PROFILE WLCSP WITH VERTICAL INTERCONNECT OVER PACKAGE FOOTPRINT
215	SC-P09-124	9,558,985	13/863,889	SEMICONDUCTOR DEVICE WITH THIN PROFILE WLCSP WITH VERTICAL INTERCONNECT OVER PACKAGE FOOTPRINT
216	SC-P09-093	9,048,306	13/820,400	SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPEN CAVITY IN TSV INTERPOSER TO CONTAIN SEMICONDUCTOR DIE IN WLCSP
217	SC-P09-091	9,683,495	13/823,285	SEMICONDUCTOR DEVICE AND METHOD OF FORMING IPD ON MOLDED SUBSTRATE
218	SC-P08-423	9,524,855	13/823,782	SEMICONDUCTOR DEVICE AND METHOD OF FORMING NO-FLOW UNDERFILL MATERIAL AROUND VERTICAL INTERCONNECT STRUCTURE
219	SC-P11-246	9,601,785	13/825,349	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE LAYER OVER METAL SUBSTRATE FOR ELECTRICAL INTERCONNECT OF SEMICONDUCTOR DIE
220	SC-P11-115	8,900,929	13/828,561	SEMICONDUCTOR DEVICE AND METHOD FOR FORMING OPENINGS AND TRENCHES IN INSULATING LAYER BY FIRST LDA AND SECOND LDA FOR RDL FORMATION
221	SC-P11-219	9,082,780	13/829,439	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A ROBUST FAN-OUT PACKAGE INCLUDING VERTICAL INTERCONNECTS AND MECHANICAL SUPPORT LAYER
222	SC-P08-378	8,896,116	13/835,483	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER AROUND BACK SURFACE AND SIDES OF SEMICONDUCTOR WAFER CONTAINING IPD STRUCTURE
223	SC-P08-233	9,415,941	13/839,713	SEMICONDUCTOR DEVICE AND METHOD OF FORMING B-STAGE CONDUCTIVE POLYMER OVER CONTACT PADS OF SEMICONDUCTOR DIE IN FO-WLCSP
224	SC-P08-116	8,508,380	13/843,067	DUAL MOLDED MULTI-CHIP PACKAGE SYSTEM
225	SC-P08-073	9,981,924	13/858,145	INTEGRATED CIRCUIT PACKAGE SYSTEM WITH POST-PASSIVATION INTERCONNECTION AND INTEGRATION
226	SC-P11-113	9,559,004	13/869,754	SEMICONDUCTOR DEVICE AND METHOD OF SINGULATING THIN SEMICONDUCTOR WAFER ON CARRIER ALONG MODIFIED REGION WITHIN NON-ACTIVE REGION FORMED BY IRRADIATING ENERGY
227	SC-P08-438	8,575,789	13/882,863	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING THERMALLY CONDUCTIVE LAYER IN INTERCONNECT STRUCTURE FOR HEAT DISSIPATION
228	SC-P12-009	9,386,908	13/829,818	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN EMBEDDED GSP FAN-OUT PACKAGE
229	SC-P09-114 & SC-P08-179	8,986,284	13/836,177	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING BUMPS FORMED ON SEMICONDUCTOR DIE INTO PENETRABLE ADHESIVE LAYER TO REDUCE DIE SHIFTING DURING ENCAPSULATION
230	SC-P07-115	8,177,848	13/843,618	SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
231	SC-P07-180	9,625,080	13/856,353	SEMICONDUCTOR DEVICE WITH OPTICAL SENSOR AND METHOD OF FORMING INTERCONNECT STRUCTURE ON FRONT AND BACKSIDE OF THE DEVICE
232	SC-P09-087	9,710,635	13/860,008	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DISCONTINUOUS PROTECTION LAYERS BETWEEN SEMICONDUCTOR DIE
233	SC-P08-315	9,262,802	13/866,872	SEMICONDUCTOR DEVICE AND METHOD OF STACKING SEMICONDUCTOR DIE IN MOLD LAYER PACKAGE INTERCONNECTED BY BUMPS AND CONDUCTIVE VIAS

234	SC-P06-260	8,518,544	13/570,570	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WLSCP STRUCTURE USING PROTRUDER MLP
235	SC-P10-032	8,610,011	13/571,020	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER OVER SEMICONDUCTOR DIE MOUNTED TO TSV INTERPOSER
236	SC-P10-005	8,981,866	13/571,065	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RP BALL HAVING REDUCED CAPACITIVE COUPLING AND HIGH CMRR
237	SC-P07-265	8,982,838	13/572,517	SEMICONDUCTOR DEVICE WITH CROSS-TALK ISOLATION USING M-CAF
238	SC-P08-213	9,283,301	13/607,204	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLSCP WITH DISCRETE SEMICONDUCTOR COMPONENTS MOUNTED UNDER AND OVER SEMICONDUCTOR DIE
239	SC-P08-148	9,240,384	13/621,804	SEMICONDUCTOR DEVICE WITH SOLDER BUMP FORMED ON HIGH TOPOGRAPHY PLATED CU PADS
240	SC-P07-098	9,177,830	13/621,810	SOLDER BUMP WITH INNER CORE PILLAR IN SEMICONDUCTOR PACKAGE
241	SC-P07-589	9,337,141	13/622,280	METHOD OF FORMING AN INDUCTOR ON A SEMICONDUCTOR WAFER
242	SC-P09-028	9,842,808	13/645,385	SEMICONDUCTOR DEVICE AND METHOD OF FORMING VERTICAL INTERCONNECT IN FO-WLSCP USING LEADFRAME DISPOSED BETWEEN SEMICONDUCTOR DIE
243	SC-P12-080	9,331,027	13/653,242	SEMICONDUCTOR DEVICE AND METHOD FORMING CONDUCTIVE INK LAYER AS INTERCONNECT STRUCTURE BETWEEN SEMICONDUCTOR PACKAGES
244	SC-P08-383	9,785,100	13/664,825	SEMICONDUCTOR DEVICE AND METHOD OF FORMING REPASSIVATION LAYER WITH REDUCED OPENING TO CONTACT PAD OF SEMICONDUCTOR DIE
245	SC-P08-275	9,704,857	13/678,134	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RF FEM WITH LC FILTER AND IPO FILTER OVER SUBSTRATE
246	SC-P08-351	8,836,114	13/678,792	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLSCP HAVING CONDUCTIVE LAYERS AND CONDUCTIVE VIAS SEPARATED BY POLYMER LAYERS
247	SC-P08-189	9,099,455	13/683,684	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE POSTS EMBEDDED IN PHOTORESISTIVE ENCAPSULANT
248	SC-P05-185	9,054,855	13/683,948	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE POSTS AND HEAT SINK OVER SEMICONDUCTOR DIE USING LEADFRAME
249	SC-P08-229	8,896,108	13/684,055	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DIFFERENT HEIGHT CONDUCTIVE PILLARS TO ELECTRICALLY INTERCONNECT STACKED LATERALLY OFFSET SEMICONDUCTOR DIE
250	SC-P08-490	8,907,498	13/691,440	SEMICONDUCTOR DEVICE AND METHOD AND METHOD OF FORMING A SHIELDING LAYER BETWEEN STACKED SEMICONDUCTOR DIE
251	SC-P09-083	8,183,478	13/691,464	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PREFABRICATED MULTI-DIE LEADFRAME FOR ELECTRICAL INTERCONNECT OF STACKED SEMICONDUCTOR DIE
252	SC-P09-228	9,340,380	13/718,424	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER FRAME OVER SEMICONDUCTOR DIE TO PROVIDE VERTICAL INTERCONNECT
253	SC-P09-022	9,484,334	13/716,799	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DIRECTIONAL RF COUPLER WITH IPO FOR ADDITIONAL RF SIGNAL PROCESSING
254	SC-P10-263	9,921,161	13/732,150	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EWLB PACKAGE CONTAINING STACKED SEMICONDUCTOR DIE ELECTRICALLY CONNECTED THROUGH CONDUCTIVE VIAS FORMED IN ENCAPSULANT AROUND DIE
255	SC-P12-091	9,076,655	13/743,054	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH-SILICON-VIA WITH SACRIFICIAL LAYER
256	SC-P12-032	9,318,404	13/759,911	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STRESS RELIEVING VIAS FOR IMPROVED FAN-OUT WLSCP PACKAGE
257	SC-P06-161	9,703,548	13/785,478	METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
258	SC-P10-014	8,868,275	13/788,948	SEMICONDUCTOR DEVICE AND METHOD OF FORMING LEADFRAME INTERPOSER OVER SEMICONDUCTOR DIE AND TSV SUBSTRATE FOR VERTICAL ELECTRICAL INTERCONNECT
259	SC-P12-009	9,283,401	13/772,683	SEMICONDUCTOR DEVICE AND METHOD FOR FORMING WAFER LEVEL BALL GRID ARRAY MOLDED LASER PACKAGE (EWLB-LMP)
260	SC-P11-024 & SC-P11-037	9,756,165	13/782,818	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER DISPOSED OVER THE SEMICONDUCTOR DIE FOR STRESS RELIEF
261	SC-P07-220	9,448,925	13/782,839	INTEGRATED PASSIVE DEVICES
262	SC-P12-064	9,305,054	13/785,879	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RDL USING UV-CURED CONDUCTIVE INK OVER WAFER LEVEL PACKAGE
263	SC-P12-101	9,559,039	13/800,857	SEMICONDUCTOR DEVICE AND METHOD OF USING SUBSTRATE HAVING BASE AND CONDUCTIVE POSTS TO FORM VERTICAL INTERCONNECT STRUCTURE IN EMBEDDED DIE PACKAGE
264	SC-P12-058	9,799,590	13/801,878	SEMICONDUCTOR DEVICE AND METHOD OF USING PARTIAL WAFER SIMULATION FOR IMPROVED WAFER LEVEL EMBEDDED SYSTEM IN PACKAGE
265	SC-P12-102	9,443,797	13/832,751	SEMICONDUCTOR DEVICE HAVING WIRE STUDES AS VERTICAL INTERCONNECT IN FO-WLCP
266	SC-P12-046	9,053,157	13/842,062	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH SUBSTRATE AND METHOD OF MANUFACTURE THEREOF
267	SC-P08-422	9,123,733	13/844,160	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE UNDERFILL AND METHOD OF MANUFACTURE THEREOF
268	SC-P08-069	9,790,962	13/845,329	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER OVER A SEMICONDUCTOR DIE AFTER FORMING A BUILD-UP INTERCONNECT STRUCTURE
269	SC-P07-042	9,524,938	13/845,403	PACKAGE-IN-PACKAGE USING THROUGH-HOLE VIA DIE OR SAW STRIPS
270	SC-P08-251	9,879,324	13/845,542	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BOND-ON LEAD INTERCONNECTION FOR MOUNTING SEMICONDUCTOR DIE IN FO-WLSCP
271	SC-P10-137	8,994,184	13/887,180	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER AND PROVIDING BUILD-UP INTERCONNECT STRUCTURE WITH CONNECTING CONDUCTIVE TMV FOR ELECTRICAL INTERCONNECT OF FO-WLSCP

272	SC-P12-183	9,289,891	13/918,100	SEMICONDUCTOR DEVICE AND METHOD OF MAKING AN EMBEDDED WAFER LEVEL BALL GRID ARRAY (EWLB) PACKAGE ON PACKAGE (POP) DEVICE WITH A SLOTTED METAL CARRIER INTERPOSER
273	SC-P08-269	9,443,762	13/933,406	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A THIN WAFER WITHOUT A CARRIER
274	SC-P08-168	9,823,182	13/936,863	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE AND MOUNTING SEMICONDUCTOR DIE IN RECESSED ENCAPSULANT
275	SC-P09-225	9,754,858	13/938,088	SEMICONDUCTOR DEVICE AND METHOD OF FORMING TSV SEMICONDUCTOR WAFER WITH EMBEDDED SEMICONDUCTOR DIE
276	SC-P10-008	9,431,331	13/937,849	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PENETRABLE FILM ENCAPSULANT AROUND SEMICONDUCTOR DIE AND INTERCONNECT STRUCTURE
277	SC-P11-183	9,257,992	13/939,044	SEMICONDUCTOR DEVICE AND METHOD OF FORMING GUARD RING AROUND CONDUCTIVE TSV THROUGH SEMICONDUCTOR WAFER
278	SC-P08-176	9,183,484	13/943,735	SEMICONDUCTOR DIE & METHOD OF FORMING FO-WLCSP VERTICAL INTERCONNECT USING TSV AND TAV
279	SC-P09-093	9,263,332	13/943,737	SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPEN CAVITY IN TSV INTERPOSER TO CONTAIN SEMICONDUCTOR DIE IN WLCSP
280	SC-P12-055	9,352,092	13/956,122	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH MOLD HOLE WITH ALIGNMENT AND DIMENSION CONTROL
281	SC-P06-107	9,082,897	13/966,246	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH POSTS AND METHOD OF MANUFACTURE THEREOF
282	SC-P08-426	9,048,211	14/017,963	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING THERMALLY CONDUCTIVE LAYER IN INTERCONNECT STRUCTURE FOR HEAT DISSIPATION
283	SC-P07-378 & SC-P08-543	9,075,990	14/018,282	SEMICONDUCTOR DEVICE HAVING BALANCED BAND-PASS FILTER IMPLEMENTED WITH LC RESONATORS
284	SC-P10-239	8,890,315	14/021,086	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE OVER SEED LAYER ON CONTACT PAD OF SEMICONDUCTOR DIE WITHOUT UNDERCUTTING SEED LAYER BENEATH INTERCONNECT STRUCTURE
285	SC-P09-085	9,679,891	14/021,208	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CAVITY ADJACENT TO SENSITIVE REGION OF SEMICONDUCTOR DIE USING WAFER LEVEL UNDERFILL MATERIAL
286	SC-P12-197	9,076,724	14/038,275	INTEGRATED CIRCUIT SYSTEM WITH DEBONDING ADHESIVE AND METHOD OF MANUFACTURE THEREOF
287	SC-P12-138	9,391,274	14/040,413	INTEGRATED CIRCUIT THROUGH-SUBSTRATE VIA SYSTEM WITH A BUFFER LAYER AND METHOD OF MANUFACTURE THEREOF
288	SC-P11-148	8,994,195	14/043,751	SEMICONDUCTIVE DEVICE AND METHOD OF FORMING VERTICAL INTERCONNECT STRUCTURE WITH CONDUCTIVE MICRO VIA ARRAY FOR 3-D FO-WLCSP
289	SC-P10-233	9,281,289	14/079,273	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THICK ENCAPSULANT FOR STIFFNESS WITH RECESSES FOR STRESS RELIEF IN FO-WLCSP
290	SC-P10-282	9,142,428	14/080,608	SEMICONDUCTOR DEVICE AND METHOD OF FORMING FO-WLCSP WITH MULTIPLE ENCAPSULANTS
291	SC-P10-288	9,358,563	14/082,304	SEMICONDUCTOR DEVICE INCLUDING INTEGRATED PASSIVE DEVICE FORMED OVER SEMICONDUCTOR DIE WITH CONDUCTIVE BRIDGE AND FAN-OUT REDISTRIBUTION LAYER
292	SC-P19-085	9,194,199	14/109,313	SEMICONDUCTOR DEVICE AND METHOD OF REDUCING WARPAGE USING A SILICON TO ENCAPSULANT RATIO
293	SC-P13-094	9,728,415	14/134,907	SEMICONDUCTOR DEVICE AND METHOD OF WAFER THINNING INVOLVING EDGE TRIMMING AND CMP
294	SC-P13-070	9,769,036	14/139,312	SEMICONDUCTOR DEVICE AND METHOD OF MAKING EMBEDDED WAFER LEVEL CHIP SCALE PACKAGES
295	SC-P13-075	9,202,793	14/140,529	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH UNDER BUMP METALLIZATION AND METHOD OF MANUFACTURE THEREOF
296	SC-P13-091	9,627,308	14/167,014	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ULTRA HIGH DENSITY EMBEDDED SEMICONDUCTOR DIE PACKAGE
297	SC-P09-587	9,193,544	14/194,591	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DISCONTINUOUS PROTECTION LAYERS BETWEEN SEMICONDUCTOR DIE
298	SC-P13-088	9,362,181	14/220,338	SEMICONDUCTOR DEVICE AND METHOD OF FORMING 3D DUAL SIDE DIE EMBEDDED BUILD-UP SEMICONDUCTOR PACKAGE
299	SC-P13-043	9,865,524	14/222,547	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS USING BACKSIDE VIA REVEAL AND SELECTIVE PASSIVATION
300	SC-P13-112	9,330,994	14/228,531	SEMICONDUCTOR DEVICE & METHOD OF FORMING RDL AND VERTICAL INTERCONNECT BY LASER DIRECT STRUCTURING
301	SC-P11-111	9,837,338	14/257,850	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER IN NOTCHES AROUND CONDUCTIVE TSV FOR STRESS RELIEF
302	SC-P13-071	9,478,465	14/261,262	SEMICONDUCTOR DEVICE AND METHOD FOR STACKED SEMICONDUCTOR DIE ON A FAN-OUT WLCSP
303	SC-P09-114 & SC-P09-178	9,267,411	14/265,782	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING BUMPS FORMED ON SEMICONDUCTOR DIE INTO PENETRABLE ADHESIVE LAYER TO REDUCE DIE SHIFTING DURING ENCAPSULATION
304	SC-P08-287	9,461,331	14/267,800	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A VERTICAL INTERCONNECT STRUCTURE FOR 3-D FO-WLCSP
305	SC-P11-024 & SC-P11-037	9,087,930	14/274,586	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER DISPOSED OVER THE SEMICONDUCTOR DIE FOR STRESS RELIEF
306	SC-P08-383	9,472,452	14/284,752	SEMICONDUCTOR DEVICE AND METHOD OF FORMING REPASSIVATION LAYER WITH REDUCED OPENING TO CONTACT PAD OF SEMICONDUCTOR DIE
307	SC-P11-109	9,601,462	14/286,589	SEMICONDUCTOR DEVICE AND METHOD OF FORMING IBM STRUCTURE ON BACK SURFACE OF TSV SEMICONDUCTOR WAFER
308	SC-P13-595	9,184,184	14/288,843	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ADHESIVE LAYER OVER INSULATING LAYER FOR BONDING CARRIER TO MIXED SURFACES OF SEMICONDUCTOR DIE AND ENCAPSULANT
309	SC-P06-091	9,548,347	14/299,344	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INDUCTOR ON POLYMER MATRIX COMPOSITE SUBSTRATE
310	SC-P08-178	9,437,538	14/292,925	SEMICONDUCTOR DEVICE INCLUDING RDL ALONG SLOPED SIDE SURFACE OF SEMICONDUCTOR DIE FOR Z-DIRECTION INTERCONNECT

311	SC-P14-005	9,769,066	14/316,225	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS BY DIRECT VIA REVEAL WITH ORGANIC PASSIVATION
312	SC-P14-006	10,115,701	14/316,681	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS BY BACKSIDE VIA REVEAL WITH CMP
313	SC-P09-227	9,224,893	14/328,237	SEMICONDUCTOR DEVICE AND METHOD OF FORMING TMV AND TSV IN WLCSP USING SAME CARRIER
314	SC-P10-092	9,760,063	14/328,922	SEMICONDUCTOR DEVICE AND METHOD OF FORMING BUMP STRUCTURE WITH INSULATING BUFFER LAYER TO REDUCE STRESS ON SEMICONDUCTOR WAFER
315	SC-P10-035	9,685,403	14/331,080	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER OVER SEMICONDUCTOR DIE MOUNTED TO TSV INTERPOSER
316	SC-P09-113	9,418,678	14/340,197	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ADHESIVE MATERIAL TO SECURE SEMICONDUCTOR DIE TO CARRIER IN WLCSP
317	SC-P11-249	9,873,993	14/449,914	SEMICONDUCTOR DEVICE AND METHOD OF MAKING WAFER LEVEL CHIP SCALE PACKAGE
318	SC-P09-106	9,630,799	14/462,347	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE AND MOUNTING SEMICONDUCTOR DIE IN RECESSED ENCAPSULANT
319	SC-P10-238	9,105,532	14/503,698	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE OVER SEED LAYER ON CONTACT PAD OF SEMICONDUCTOR DIE WITHOUT UNDERCUTTING SEED LAYER BENEATH INTERCONNECT STRUCTURE
320	SC-P11-116	9,607,958	14/512,614	SEMICONDUCTOR DEVICE AND METHOD FOR FORMING OPENINGS AND TRENCHES IN INSULATING LAYER BY FIRST LDA AND SECOND LDA FOR RDL FORMATION
321	SC-P13-125	9,472,538	14/546,084	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WIRE BONDABLE FAN-OUT EWLB PACKAGE
322	SC-P08-400	9,563,446	14/563,958	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER BETWEEN STACKED SEMICONDUCTOR DIE
323	SC-P11-103	9,397,058	14/583,448	SEMICONDUCTOR DEVICE AND METHOD OF FORMING PATTERNED REPASSIVATION OPENINGS BETWEEN RDL AND UBM TO REDUCE ADVERSE EFFECTS OF ELECTRO-MIGRATION
324	SC-P09-121	9,508,621	14/584,427	SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT STRESS RELIEF BUFFER AROUND LARGE ARRAY WLCSP
325	SC-P09-120	10,141,222	14/586,870	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS THROUGH INTERCONNECT STRUCTURES AND ENCAPSULANT OF WLCSP
326	SC-P08-327	9,824,975	14/612,076	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED INTERCONNECT LAYER FOR STACKED SEMICONDUCTOR DIE
327	SC-P14-158	9,704,768	14/627,347	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ENCAPSULATED WAFER LEVEL CHIP SCALE PACKAGE (EWLCSP)
328	SC-P08-426	9,443,828	14/694,911	SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING THERMALLY CONDUCTIVE LAYER IN INTERCONNECT STRUCTURE FOR HEAT DISSIPATION
329	SC-P11-024 A SC-P11-937	9,886,500	14/697,352	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INSULATING LAYER DISPOSED OVER THE SEMICONDUCTOR DIE FOR STRESS RELIEF
330	SC-P09-052	9,378,064	14/697,950	SEMICONDUCTOR DEVICE AND METHOD OF MOUNTING SEMICONDUCTOR DIE TO HEAT SPREADER ON TEMPORARY CARRIER AND FORMING POLYMER LAYER AND CONDUCTIVE LAYER OVER THE DIE
331	SC-P10-003	9,416,982	14/710,393	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WLP WITH SEMICONDUCTOR DIE EMBEDDED WITHIN PENETRABLE ENCAPSULANT BETWEEN TSV INTERPOSERS
332	SC-P12-137	9,355,993	14/761,287	INTEGRATED CIRCUIT SYSTEM WITH DEBONDING ADHESIVE AND METHOD OF MANUFACTURE THEREOF
333	SC-P14-167	10,483,785	14/814,906	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DOUBLE-SIDED FAN-OUT WAFER LEVEL PACKAGE
334	SC-P13-075	9,865,954	14/858,033	INTEGRATED CIRCUIT PACKAGING SYSTEM WITH UNDER BUMP METALLIZATION AND METHOD OF MANUFACTURE THEREOF
335	SC-P09-228	9,893,045	14/971,291	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER FRAME OVER SEMICONDUCTOR DIE TO PROVIDE VERTICAL INTERCONNECT
336	SC-P10-234	9,820,557	14/974,002	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EWLB SEMICONDUCTOR PACKAGE WITH VERTICAL INTERCONNECT STRUCTURE AND CAVITY REGION
337	SC-P08-073	10,211,183	15/066,718	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SHIELDING LAYER OVER INTEGRATED PASSIVE DEVICE USING CONDUCTIVE CHANNELS
338	SC-P14-095	10,068,862	15/082,190	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A PACKAGE IN-FAN OUT PACKAGE
339	SC-P13-068	9,691,707	15/130,462	SEMICONDUCTOR DEVICE AND METHOD OF FORMING 3D DUAL SIDE DIE EMBEDDED BUILD-UP SEMICONDUCTOR PACKAGE
340	SC-P12-089	10,217,702	15/187,830	SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN EMBEDDED SOP FAN-OUT PACKAGE
341	SC-P11-091	10,170,388	15/189,261	SEMICONDUCTOR DEVICE AND METHOD OF FORMING STACKED VIAS WITHIN INTERCONNECT STRUCTURE FOR FO-WLCSP
342	SC-P08-269	8,642,776	15/218,536	SEMICONDUCTOR DEVICE AND METHOD OF FORMING A THIN WAFER WITHOUT A CARRIER
343	SC-P13-102	10,446,523	15/218,847	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WIRE STUDS AS VERTICAL INTERCONNECT IN FO-WLP
344	SC-P11-113	9,934,998	15/379,178	SEMICONDUCTOR DEVICE AND METHOD OF SINGULATING THIN SEMICONDUCTOR WAFER ON CARRIER ALONG MODIFIED REGION WITHIN NON-ACTIVE REGION FORMED BY IRRADIATION ENERGY
345	SC-P12-101	10,242,946	15/380,788	SEMICONDUCTOR DEVICE AND METHOD OF USING SUBSTRATE HAVING BASE AND CONDUCTIVE POSTS TO FORM VERTICAL INTERCONNECT STRUCTURE IN EMBEDDED DIE PACKAGE
346	SC-P14-166	10,446,459	15/618,343	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ENCAPSULATED WAFER LEVEL CHIP SCALE PACKAGE
347	SC-P13-070	10,242,887	15/674,347	SEMICONDUCTOR DEVICE AND METHOD OF MAKING EMBEDDED WAFER LEVEL CHIP SCALE PACKAGES
348	SC-P13-061	10,418,298	14/038,728	SEMICONDUCTOR DEVICE AND METHOD OF FORMING DUAL FAN-OUT SEMICONDUCTOR PACKAGE

**APPENDIX B
PATENT ASSIGNMENT AND AGREEMENT**

No.	Reference No.	Application No.	Title
1	SC-P09-228	18/473,447	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER FRAME OVER SEMICONDUCTOR DIE TO PROVIDE VERTICAL INTERCONNECT
2	SC-P09-228	18/473,470	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERPOSER FRAME OVER SEMICONDUCTOR DIE TO PROVIDE VERTICAL INTERCONNECT
3	SC-P11-213	18/937,952	SEMICONDUCTOR DEVICE AND METHOD OF FORMING RECONSTITUTED WAFER WITH LARGER CARRIER TO ACHIEVE MORE EWL B PACKAGES PER WAFER WITH ENCAPSULANT DEPOSITED UNDER TEMPERATURE AND PRESSURE
4	SC-P10-272	14/466,323	SEMICONDUCTOR DEVICE AND METHOD OF USING LEADFRAME BODIES TO FORM OPENINGS THROUGH ENCAPSULANT FOR VERTICAL INTERCONNECT OF SEMICONDUCTOR DIE
5	SC-P12-029	18/007,518	SEMICONDUCTOR DEVICE AND METHOD FOR FORMING A LOW PROFILE EMBEDDED WAFER LEVEL BALL GRID ARRAY MOLDED LASER PACKAGE (EWLB-MLP)
6	SC-P09-214	18/068,280	SEMICONDUCTOR DEVICE AND METHOD OF FORMING SACRIFICIAL ADHESIVE OVER CONTACT PADS OF SEMICONDUCTOR DIE
7	SC-P07-238	18/177,081	SEMICONDUCTOR DEVICE AND METHOD OF FORMING WAFER LEVEL GROUND PLANE AND POWER RING
8	SC-P09-231	18/280,532	SEMICONDUCTOR DEVICE AND METHOD OF FORMING EMI SHIELDING LAYER WITH CONDUCTIVE MATERIAL AROUND SEMICONDUCTOR DIE
9	SC-P13-031	18/467,738	SEMICONDUCTOR DEVICE AND METHOD OF FORMING ULTRA HIGH DENSITY EMBEDDED SEMICONDUCTOR DIE PACKAGE
10	SC-P11-249	18/582,418	SEMICONDUCTOR DEVICE AND METHOD OF MAKING WAFER LEVEL CHIP SCALE PACKAGE
11	SC-P10-114	18/584,897	SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT SUBSTRATE FOR FO-WLCSP
12	SC-P13-066	18/354,443	SEMICONDUCTOR DEVICE AND METHOD OF FORMING 3D DUAL SIDE DIE EMBEDDED BUILD-UP SEMICONDUCTOR PACKAGE
13	SC-P14-005	18/575,558	SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE VIAS BY DIRECT VIA REVEAL WITH ORGANIC PASSIVATION
14	SC-P12-058	18/705,543	SEMICONDUCTOR DEVICE AND METHOD OF USING PARTIAL WAFER SINGULATION FOR IMPROVED WAFER LEVEL EMBEDDED SYSTEM IN PACKAGE
15	SC-P17-021	18/919,401	METHOD OF PACKAGING THIN DIE AND SEMICONDUCTOR DEVICE INCLUDING THIN DIE