

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT5969191

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
XIANG YANG	02/10/2020
PRANAV KALAVADE	02/11/2020
SHANTANU R. RAJWADE	02/10/2020
ALI KHAKIFIROOZ	02/10/2020
SAGAR UPADHYAY	02/11/2020
RECEIVING PARTY DATA	
Name:	INTEL CORPORATION
Street Address:	2200 MISSION COLLEGE BOULEVARD
City:	SANTA CLARA
State/Country:	CALIFORNIA
Postal Code:	95054
PROPERTY NUMBERS Total: 1	
Property Type	Number
Application Number:	16788194
CORRESPONDENCE DATA	
Fax Number:	(310)556-7984
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>	
Phone:	3105567983
Email:	gbdrop@ipmatters.com
Correspondent Name:	KONRAD RAYNES DAVDA & VICTOR LLP
Address Line 1:	350 S. BEVERLY DR.
Address Line 2:	SUITE 360
Address Line 4:	BEVERLY HILLS, CALIFORNIA 90212
ATTORNEY DOCKET NUMBER:	AC4853-US (77.430)
NAME OF SUBMITTER:	GEOFFREY BELL
SIGNATURE:	/Geoffrey Bell/
DATE SIGNED:	02/18/2020
Total Attachments: 6	

source=AC4853-US_Assign_021820#page1.tif

source=AC4853-US_Assign_021820#page2.tif

source=AC4853-US_Assign_021820#page3.tif

source=AC4853-US_Assign_021820#page4.tif

source=AC4853-US_Assign_021820#page5.tif

source=AC4853-US_Assign_021820#page6.tif

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we, the undersigned inventor(s):

Xiang YANG, Pranav KALAVADE, Shantanu R. RAJWADE, Ali KHAKIFIROOZ, and Sagar UPADHYAY

herby sell, assign, and transfer to:

Intel Corporation

a corporation of Delaware, having a principal place of business at 2200 Mission College Boulevard, Santa Clara, California, 95054 USA ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all other countries, in and to any and all inventions and improvements that are disclosed in the application for the patent entitled:

BOOSTED BITLINES FOR STORAGE CELL PROGRAMMED STATE VERIFICATION IN A MEMORY ARRAY

(I hereby authorize and request any attorney having appropriate authority from the assignee to insert on the designated lines below, the filing date and application number of said application when known.)

which was filed on February 11, 2020 as

United States Application Number 16/788,194 and

which has been executed by the undersigned prior hereto or concurrently herewith on the date(s) indicated below,

and in and to said application and all Additional Applications, and all other patent applications that have been or shall be filed in the United States and all other countries and international filing offices on any of said inventions and improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all other countries and international filing offices on said inventions and improvements; and in and to all rights of priority resulting from the filing of said applications; as used herein "Additional Applications" includes but is not limited to design, utility, utility model, divisional, continuing, continuation-in-part, substitute, renewal, reissue, and national phase applications on said inventions and improvements;

and agree that said Assignee may apply for and receive a patent or patents for said inventions and improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all Additional Applications, and all other patent applications on any and all said inventions

and improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and legal representatives all facts known to the undersigned relating to said inventions and improvements and the history thereof, and generally assist said Assignee, its successors, assigns, or legal representatives in securing and maintaining proper patent protection for said inventions and improvements and for vesting title to said inventions and improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.


Xiang YANG

02/10/2020
Date Signed

Pranav KALAVADE

Date Signed


Shantnu R. RAJWADE

02/10/2020
Date Signed


Ali KHAKIFIROOZ

2/10/2020
Date Signed

Sagar UPADHYAY

Date Signed

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we, the undersigned inventor(s):

Xiang YANG, Pranav KALAVADE, Shantanu R. RAJWADE, Ali KHAKIFIROOZ, and Sagar UPADHYAY

hereby sell, assign, and transfer to:

Intel Corporation

a corporation of Delaware, having a principal place of business at 2200 Mission College Boulevard, Santa Clara, California, 95054 USA ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all other countries, in and to any and all inventions and improvements that are disclosed in the application for the patent entitled:

BOOSTED BITLINES FOR STORAGE CELL PROGRAMMED STATE VERIFICATION IN A MEMORY ARRAY

(I hereby authorize and request any attorney having appropriate authority from the assignee to insert on the designated lines below, the filing date and application number of said application when known.)

which was filed on February 11, 2020 as

United States Application Number 16/788,194 and

which has been executed by the undersigned prior hereto or concurrently herewith on the date(s) indicated below,

and in and to said application and all Additional Applications, and all other patent applications that have been or shall be filed in the United States and all other countries and international filing offices on any of said inventions and improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all other countries and international filing offices on said inventions and improvements; and in and to all rights of priority resulting from the filing of said applications; as used herein "Additional Applications" includes but is not limited to design, utility, utility model, divisional, continuing, continuation-in-part, substitute, renewal, reissue, and national phase applications on said inventions and improvements;

and agree that said Assignee may apply for and receive a patent or patents for said inventions and improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all Additional Applications, and all other patent applications on any and all said inventions

and improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and legal representatives all facts known to the undersigned relating to said inventions and improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or legal representatives in securing and maintaining proper patent protection for said inventions and improvements and for vesting title to said inventions and improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Xiang YANG

Date Signed



Pranav KALAVADE

Date Signed

2/11/20

Shantanu R. RAJWADE

Date Signed

Ali KHAKIFIROOZ

Date Signed

Sagar UPADHYAY

Date Signed

ASSIGNMENT

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we, the undersigned inventor(s):

Xiang YANG, Pranav KALAVADE, Shantanu R. RAJWADE, Ali KHAKIFIROOZ, and Sagar UPADHYAY

hereby sell, assign, and transfer to:

Intel Corporation

a corporation of Delaware, having a principal place of business at 2200 Mission College Boulevard, Santa Clara, California, 95054 USA ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all other countries, in and to any and all inventions and improvements that are disclosed in the application for the patent entitled:

BOOSTED BITLINES FOR STORAGE CELL PROGRAMMED STATE VERIFICATION IN A MEMORY ARRAY

(I hereby authorize and request any attorney having appropriate authority from the assignee to insert on the designated lines below, the filing date and application number of said application when known.)

which was filed on February 11, 2020 as

United States Application Number 16/788,194 and

which has been executed by the undersigned prior hereto or concurrently herewith on the date(s) indicated below,

and in and to said application and all Additional Applications, and all other patent applications that have been or shall be filed in the United States and all other countries and international filing offices on any of said inventions and improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all other countries and international filing offices on said inventions and improvements; and in and to all rights of priority resulting from the filing of said applications; as used herein "Additional Applications" includes but is not limited to design, utility, utility model, divisional, continuing, continuation-in-part, substitute, renewal, reissue, and national phase applications on said inventions and improvements;

and agree that said Assignee may apply for and receive a patent or patents for said inventions and improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all Additional Applications, and all other patent applications on any and all said inventions

and improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and legal representatives all facts known to the undersigned relating to said inventions and improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or legal representatives in securing and maintaining proper patent protection for said inventions and improvements and for vesting title to said inventions and improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Xiang YANG

Date Signed

Pranav KALAVADE


Date Signed

Shantanu R. RAJWADE

Date Signed

Ali KHAKIFIROOZ

Date Signed



Sagun UPADHYAY

Date Signed

02/18/2020