

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT6322319

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
HEADWAY TECHNOLOGIES, INC.	02/04/2019
RECEIVING PARTY DATA	
Name:	TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Street Address:	8, LI-HSIN RD. 6
Internal Address:	HSINCHU SCIENCE PARK
City:	HSINCHU
State/Country:	TAIWAN
Postal Code:	300-78
PROPERTY NUMBERS Total: 1	
Property Type	Number
Application Number:	17035153
CORRESPONDENCE DATA	
Fax Number:	(214)200-0853
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>	
Phone:	214-651-5000
Email:	ipdocketing@haynesboone.com
Correspondent Name:	HAYNES AND BOONE, LLP (24061) IP SECTION
Address Line 1:	2323 VICTORY AVENUE
Address Line 2:	SUITE 700
Address Line 4:	DALLAS, TEXAS 75219
ATTORNEY DOCKET NUMBER:	P2900159/24061.3955US02
NAME OF SUBMITTER:	MARCY OGADO
SIGNATURE:	/Marcy Ogado/
DATE SIGNED:	09/28/2020
Total Attachments: 18	
source=24061-3955US02_Assignment-Headway-TSMC#page1.tif	
source=24061-3955US02_Assignment-Headway-TSMC#page2.tif	
source=24061-3955US02_Assignment-Headway-TSMC#page3.tif	
source=24061-3955US02_Assignment-Headway-TSMC#page4.tif	

source=24061-3955US02_Assignment-Headway-TSMC#page5.tif
source=24061-3955US02_Assignment-Headway-TSMC#page6.tif
source=24061-3955US02_Assignment-Headway-TSMC#page7.tif
source=24061-3955US02_Assignment-Headway-TSMC#page8.tif
source=24061-3955US02_Assignment-Headway-TSMC#page9.tif
source=24061-3955US02_Assignment-Headway-TSMC#page10.tif
source=24061-3955US02_Assignment-Headway-TSMC#page11.tif
source=24061-3955US02_Assignment-Headway-TSMC#page12.tif
source=24061-3955US02_Assignment-Headway-TSMC#page13.tif
source=24061-3955US02_Assignment-Headway-TSMC#page14.tif
source=24061-3955US02_Assignment-Headway-TSMC#page15.tif
source=24061-3955US02_Assignment-Headway-TSMC#page16.tif
source=24061-3955US02_Assignment-Headway-TSMC#page17.tif
source=24061-3955US02_Assignment-Headway-TSMC#page18.tif

EXHIBIT B
Patent Assignment

Headway Technologies, Inc., a California Corporation, with an office at 682 South Hillview Drive, Milpitas, CA 95035 ("Assignor") is the owner of the patents and patent applications listed in Schedule 1 hereto (collectively the "Listed Patents"); and

Taiwan Semiconductor Manufacturing Company, Ltd, a Republic of China (Taiwan) company that maintains its principal place of business at No. 8, Li-Hsin Road 6, Hsinchu Science Park, Hsinchu 300-78, Taiwan, R.O.C. ("Assignee"), desires to acquire all right, title and interest in the Listed Patents and the other patents and related rights described below.

For good and valuable consideration, the receipt of which is hereby acknowledged, Assignor does hereby sell, assign, transfer and convey to Assignee and its successors and assigns all right, title and interest that may exist today and in the future to any and all:

- (1) Listed Patents;
- (2) patents and patent applications to which any of the Listed Patents directly or indirectly claims priority anywhere in the world;
- (3) reissues, reexaminations, extensions, continuations, continuations-in-part (except for claims in future continuations-in-part that claim new matter), continuing prosecution applications and divisions of any of the items covered by (1) or (2) above;
- (4) foreign counterparts to any of the items covered by (1), (2) or (3) above, including without limitation utility models, inventors' certificates, industrial design protection and any other form of governmental grants or issuances for the protection of inventions, designs or discoveries;
- (5) inventions, invention disclosures, designs and discoveries described, disclosed or claimed in the items covered by (1) through (4) above;
- (6) patents that issue from any of the items covered by (1) through (5) above;
- (7) claims, causes of action and enforcement rights of any kind, whether currently pending, filed or otherwise, and whether known or unknown, under or arising from any of the items covered by (1) through (6) above, including without limitation all rights to pursue and collect damages, costs, injunctive relief and other remedies for past, current or future infringement thereof and including without limitation rights afforded under 35 U.S.C. § 154(d);
- (8) royalties, income and other payments due as of the date hereof or hereafter under or arising from any of the items covered by (1) through (7) above; and
- (9) rights to apply for, file, register, maintain, extend and renew in any or all countries of the world patents, certificates of invention, utility models, industrial design protection, design patent protection and other governmental grants or issuances of any kind related to any of the items covered by (1) through (8) above.

Assignor shall execute and deliver any instruments, and do and perform any other acts and things as may be reasonably necessary or desirable for effecting and evidencing the assignments contemplated hereby,

including without limitation the execution, acknowledgment and recordation of any instruments.

Assignor hereby authorizes and requests the Commissioner of Patents and Trademarks and any other patent office to issue any and all patents, utility models or other governmental grants or issuances pertaining to any of the items assigned hereunder in the name of Assignee.

The assignments and rights pursuant hereto will inure to the benefit of Assignee and its successors, assigns and other legal representatives and is binding upon Assignor and its successors, assigns, heirs and legal representatives.

Assignor, by its duly authorized representative, has executed this assignment on the date set forth below.

DATE: Feb 4, 2019

Headway Technologies, Inc.

By: WENTIE CHEN
Printed/Typed Name
Title: President & CEO
Signature: Wentie Chen

A notary public or other officer completing this certificate verifies only the identity of the individual who signed the document to which this certificate is attached, and not the truthfulness, accuracy, or validity of that document.

State of California
County of Santa Clara


On Feb. 4, 2019 before me, Marisol M. Morano, Notary Public, personally appeared Wentie Chen, who proved to me on the basis of satisfactory evidence to be the person(s) whose name(s) is/are subscribed to the within instrument and acknowledged to me that he/she/they executed the same in his/her/their authorized capacity(ies), and that by his/her/their signature(s) on the instrument the person(s), or the entity upon behalf of which the person(s) acted, executed the instrument.

I certify under PENALTY OF PERJURY under the laws of the State of California that the foregoing paragraph is true and correct.

WITNESS my hand and official seal.

[Affix Seal here]


Signature of Notary Public



ACCEPTED:

DATE: March 11, 2019

Taiwan Semiconductor Manufacturing
Company, Ltd

By: 

Name: Donald R. McKenney
Printed/Typed Name

Title: Director

Schedule 1 to Patent Assignment

U.S.

Issued Patent Number	Title	First Inventor	Serial Number	File Date	Issue Date	ISS	Pendency	Remark
US7921507	Reference Cell Scheme for MRAM	Yang	11284232	11/21/2006	1/22/2008	○	○	
US7498334	A Reference Cell Scheme for MRAM	Yang	12502181	12/14/2007	3/3/2009	○	○	
US7480172	A Novel Programming Scheme for Separated Word Line MRAM Array	Shi	11339189	1/29/2006	1/26/2008	○	○	
US7285404	A Novel Bitline Conductor Lead Structure Method For Fabricating High Performance MTJ for MRAM Application	Cao	11210270	9/30/2006	9/4/2007	○	○	
US7358100	Improved Bitline Conductor for Integrated MRAM	Cao	11081823	8/14/2007	4/16/2008	○	○	
US7280240	Spacer Structure in MRAM Cell And Method Of Fabricating The Same	Yuan	11262793	11/30/2006	2/1/2011	○	○	
US6942229	Spoke Structure in MRAM Cell and Method of its Fabrication	Yuan	12500850	1/29/2007	4/18/2010	○	○	
US7066248	MRAM with Super-paramagnetic sensing layer	Wang	11200380	6/29/2006	4/13/2010	○	○	
US8030806	MRAM with Storage Layer and Super Paramagnetic Sensing Layer	Wang	12001549	3/19/2010	10/10/2011	○	○	
US8062908	MRAM with Storage Layer and Super Paramagnetic Sensing Layer	Wang	12881985	3/18/2010	11/22/2011	○	○	
US8178303	MRAM with Storage Layer and Super Paramagnetic Sensing Layer	Wang	13373127	11/4/2011	9/15/2012	○	○	
US7362844	A Composite MRAM	Yang	11313913	12/20/2006	4/22/2009	○	○	
US7345911	Multi-Bit Thermal Assisted Integrated Storage Layer MRAM Design	Min	11358320	2/14/2006	9/12/2008	○	○	
US7988549	Multi-State Thermally Assisted Storage	Min	13013575	2/4/2009	8/15/2009	○	○	
US7479324	A Novel Cell Array Structure/Method To Forming ONO (oxide layer) MTJ for high performance MRAM array	Hong	11317380	12/22/2006	1/20/2008	○	○	
US8874688	Magnetic Random Access Memory with Selective Tunneling Memory Cell	Guo	12181254	8/5/2006	9/18/2014	○	○	
US7384328	Bottom Electrode For MRAM Device And Method To Fabricate It	Hong	11528977	9/29/2006	11/28/2010	○	○	
US8073866	Process to Fabricate Bottom Electrode for MRAM Device	Xiao	12887918	11/18/2010	8/25/2012	○	○	
US8089392	Bottom Electrode for MRAM Device	Zhao	12337870	11/19/2010	2/8/2012	○	○	
US7458828	Planar Flux Concentrator For MRAM Devices	Guo	11478495	6/29/2006	11/28/2008	○	○	
US7582342	Planar Flux Concentrator for MRAM Devices	Guo	12290410	10/30/2006	9/1/2008	○	○	
US7575068	Hafnium Doped Cap and Free Layer for MRAM Device	Hong	11582244	10/17/2006	3/21/2010	○	○	
US7508542	Spin Transfer MRAM Device With Magnetic Bitline	Guo	11544132	12/22/2006	3/24/2009	○	○	
US7715124	MRAM with Enhanced Programming Margin	Min	11767896	4/18/2007	6/11/2010	○	○	
US7882694	MRAM With Cross-Tie Magnetization	Min	12159241	4/25/2008	3/8/2011	○	○	
US7508543	Method and Implementation Of Stress Test for MRAM	Yang	11804434	6/27/2007	10/27/2008	○	○	
US7490179	Spin Transfer MRAM Device With Novel Magnetic Free Layer	Guo	11717347	3/13/2007	1/21/2009	○	○	
US8000697	Spin Transfer MRAM Device With Novel Magnetic Synthetic Free Layer	Guo	11725491	3/28/2007	11/19/2011	○	○	
US8288841	Spin Transfer MRAM Device With Novel Magnetic Synthetic Free Layer	Guo	13373173	11/7/2011	9/18/2012	○	○	
US7528682	Spin Torque Switching MRAM, SpinRAM, Array	Yang	11789324	4/24/2007	12/14/2010	○	○	
US7508700	Method Of Magnetic Tunneling Layer Pattern Layout For MRAM	Zhang	11724425	3/19/2007	3/24/2009	○	○	
US8487268	MRAM With Means of Controlling Magnetic Anisotropy	Min	11973781	10/10/2007	7/20/2013	○	○	
US7589101	A Novel SyAF Structure To Fabricate MR MTJ MRAM	Hong	11718728	3/8/2007	2/18/2010	○	○	
US8903821	Spin Transfer Torque Device with Reduced Coefficient of MTJ Resistance Variation	Guo	11881627	7/23/2008	1/6/2018	○	○	
US7750421	A High Performance MTJ Element for STT-RAM And Method For Making the Same	Hong	11890583	7/23/2007	7/8/2015	○	○	
US8430437	A High Performance MTJ Element for STT-RAM and Method for Making the Same	Hong	12803181	8/21/2010	9/7/2013	○	○	
US8059889	A High Performance MTJ Element for STT-RAM and Method for Making the Same	Hong	12803180	8/21/2010	11/19/2011	○	○	
US8080402	A High Performance MTJ Element STT-RAM and Method for Making the Same	Hong	12803180	8/21/2010	1/3/2011	○	○	
US8133745	Processes For Spin-Transfer Torque MRAM Devices	Zhang	11875045	10/17/2007	3/13/2012	○	○	
US7938827	Method Of MRAM Fabrication With Zero Electrical Shorting	Xiao	12106889	1/7/2008	6/3/2011	○	○	
US7575021	Spin Transfer MRAM Device With Separated CPP Assisted Writing	Guo	11988375	1/31/2007	8/18/2009	○	○	
US7758883	Spin Transfer MRAM Device with Separated CPP Assisted Writing	Guo	12462453	8/4/2009	7/15/2016	○	○	
US7786544	Spin Transfer MRAM Device with Separated CPP Assisted Writing	Guo	12462454	8/4/2009	7/20/2010	○	○	

Schedule 1 of Patent Assignment

Page 1 of 15

PATENT
REEL: 058909 FRAME: 0709

US7764536	Spin Transfer MRAM Device with Separated CPP Assisted Writing	Guo	12462462	9/4/2008	7/27/2010	○	○	
US8354212	Buffered Backcross Etching Process in MRAM Cell	Mao	12455757	8/5/2009	12/18/2012	○	○	
US8372291	A High Performance MTJ Element for Conventional MRAM And For STT-RAM And Method For Making The Same	Hong	11981127	10/31/2007	5/12/2013	○	○	
US8749003	A High Performance MTJ Element for Conventional MRAM and for STT-RAM and a Method for Making the Same	Hong	18784357	2/11/2013	6/18/2014	○	○	
US8657926	A Low Switching Current Dual Spin Filter (DSF) Element for STT-RAM and Method for Making The Same	Hong	12076446	10/27/2008	11/18/2011	○	○	
US9104327	Low Switching Current Dual Spin Filter (DSF) Element for STT-RAM and a Method for Making the Same	Hong	12317484	10/19/2011	3/28/2013			
US8729489	Method of Forming a Spin-Transfer Torque Random Access Memory (STT-RAM) Device	Hong	12375128	11/4/2011	8/20/2014	○	○	
US7949044	A Low Switching Current MTJ Element For Ultra-High STT-RAM and Method For Making The Same	Hong	12082155	4/9/2008	3/24/2011	○	○	
US7753681	Boosted Gate Voltage Programming For Spin-RAM Array	Hsu	12313487	11/29/2008	8/24/2010	○	○	
US8248911	Boosted Gate Voltage Programming for Spin-Torque MRAM Array	Yang	12608694	9/5/2010	8/21/2012	○	○	
US8132881	Structure and Method To Fabricate High Performance MTJ Devices For Spin-Transfer Torque (STT)-RAM	Hong	12284088	9/18/2008	3/20/2012	○	○	
US7925372	A Novel Spin Momentum Transfer MRAM Design	Min	12813708	11/24/2008	4/18/2011	○	○	
US7957196	Single Bit Line SMT MRAM Array Architecture and the Programming Method	Yang	12361537	10/4/2009	9/7/2011	○	○	
US7894732	Subnan Second Mask Design For Ultra-Thin Interlayer Diffusion Approach in MRAM Devices Fabrication	Zhang	12313117	11/17/2008	8/29/2010	○	○	
US7936467	A Novel MRAM Design With Coupling Value Switching Mechanism	Min	12361567	2/13/2009	9/9/2011	○	○	
US7884423	Method to High Density Spin-Transfer Torque MRAM Process	Zhang	12390495	10/31/2008	9/8/2011	○	○	
US8248685	High Density Spin-Transfer Torque MRAM Process	Zhang	12330833	10/2/2011	12/8/2012	○	○	
US8133091	A High Density Spin-Transfer Torque MRAM Process	Zhang	12931648	2/7/2011	5/22/2012	○	○	
US8613758	Gate Drive Voltage Boost Schemes For Memory Array	Yang	12458655	7/8/2009	6/13/2011	○	○	
US785572	Magnetic Memory Capable Of Minimizing Gate Voltage Stress in Unselected Memory Cells	Yang	12682258	8/17/2009	7/28/2011	○	○	
US8173879	Minimizing the Accumulated Read Error in A Memory System	Yang	12458923	6/24/2008	10/27/2010	○	○	
US7808927	A Novel Free Layer Capping Layer For High Performance MRAM MTJ	Hong	12318671	1/14/2009	10/9/2010	○	○	
US8602282	STT-RAM with A Magnetic Tunnel Junction Written in Thermally Assisted Method	Hong	12460412	7/17/2009	12/17/2013	○	○	
US8331271	Structure and Method to Fabricate High Performance MTJ Devices for Spin-Transfer Torque (STT)-RAM Application	Hong	14399804	12/9/2012	6/3/2016	○	○	
US7883560	Method of Double Patterning and Etching Magnetic Tunnel Junction Structures for Spin-Transfer Torque	Belen	12383268	10/23/2009	1/4/2011	○	○	
US8437481	Shared Bit Line Array With Shunt Transistors Between the Bit Lines	Yang	12803523	8/28/2010	5/7/2013	○	○	
US8665014	Shared Bit Line SMT MRAM Array with Shunting Transistors Between the Bit Lines	Yang	13887287	5/4/2013	10/22/2015	○	○	
US8678818	Shared Bit Line SMT MRAM Array with Shunting Transistors Between the Bit Lines	Yang	13887288	5/4/2013	11/5/2015	○	○	
US8678823	Shared Bit Line SMT MRAM Array with Shunting Transistors Between the Bit Lines	Yang	13887289	5/4/2013	10/23/2015	○	○	
US8854577	Shared Bit Line SMT MRAM Array with Shunting Transistors Between the Bit Lines	Yang	13887291	5/4/2013	2/18/2014	○	○	
US7918467	Method of High Density Field Induced MRAM Process	Yan	12500946	11/17/2008	4/5/2011	○	○	
US8343489	Method of High Density Memory Fabrication	Yan	12588900	5/29/2008	8/17/2010	○	○	
US8774919	Read Disturb Free SMT Reference Cell Scheme II	Yang	12656239	2/4/2010	8/28/2013	○	○	
US8138982	A Novel Bit Line Preparation Method in MRAM Fabrication	Mao	12589190	10/23/2009	3/20/2012	○	○	

US8712340	Composite Hard Mask With Layer Sacrificial Dielectric Layer for the Patterning and Etching of Nanometer Size MRAM Devices	Belen	12804540	7/30/2010	5/13/2014	○	○	
US8422267	A prize and assisted spin momentum transfer MRAM design	Min	12807611	9/6/2010	4/18/2013	○	○	
US8139909	Method in Fabricate Thin Metal Via Interconnects on Copper Wires in MRAM Devices	Max	12818881	9/11/2010	3/13/2012	○	○	
US8605530	Redundancy, Pre-Write Reference Lines	Pu	12824184	9/22/2010	12/11/2013	○	○	
US8493057	Reference Cell Architectures for Small Memory Array Block Addressing	Suraga	12825492	10/22/2010	7/16/2013	○		
US8217894	Fast and Accurate Current Driver with Zero Standby Current and Features for Boost and Temperature Compensation for MRAM Write	Yuh	12825004	10/12/2010	7/10/2012	○		
US8790035	Improved Magnetic Tunnel Junction for MRAM Applications	Geo	12830877	1/16/2011	7/22/2014	○		
US8224840	Magnetic Tunnel Junction for MRAM Applications	Can	14816435	8/26/2014	12/29/2015	○		
US8433403	Magnetic Tunnel Junction for MRAM Applications	Can	14879849	12/28/2015	9/27/2018			
US8893275	Averaging for MRAM Sense Amplifiers Method and Apparatus for Reducing Accumulated Global Data Errors in Array of SMT MRAM Mem Cells Inc Rewriting Ref Bits	Yuh	13045118	1/6/2012	4/8/2014			
US8775865	Improved Magnetic Tunnel Junction for MRAM Applications	Geo	13136292	7/28/2011	7/8/2014			
US8482109	Magnetic Tunnel Junction for MRAM Applications	Wei	13041741	7/16/2013	8/27/2014			
US8738004	MTJ Element for STT MRAM	Wolc	13525502	5/13/2012	12/2/2014			
US8621961	Storage Element for ETT MRAM Applications	Kale	13817482	9/14/2012	12/29/2014			
US8981505	STT-MRAM Reference Layer Having Substantially Reduced Stray Field and Consisting of a Single Magnetic Domain	Beach	13421983	3/18/2012	5/17/2015			
US8958895	MRAM Cell with Flat Topography and Controlled Bit Line to Free Layer Distance and Method of Manufacture	Han	10732013	12/11/2013	11/25/2016	○	○	
US7335960	MRAM Cell with Flat Topography and Controlled Bit Line to Free Layer Distance and Method of Manufacture	Han	11178262	7/12/2005	2/29/2008	○	○	
US8874738	Operation Structure/Method to Fabricate a High-Performance Magnetic Tunneling Junction MRAM	Hong	10862591	4/8/2004	12/12/2008	○	○	
US7045841	Operation Structure/Method to Fabricate a High-Performance Magnetic Tunneling Junction MRAM	Hong	11288362	1/17/2005	5/18/2008	○	○	
US8875580	Magnetic Random Access Memory Array with Coupled Self Adjacent Magnetic Layer	San	10873915	12/1/2004	12/27/2008	○	○	
US7889182	Adaptive Algorithm for MRAM Manufacturing	Yang	10889011	7/13/2004	8/1/2008	○	○	
US7043389	MRAM Cell Structure and Method of Fabrication	Hong	10849311	3/19/2004	5/18/2008	○	○	
US7475319	MRAM Cell Structure and Method of Fabrication	Hong	11418210	3/5/2005	1/13/2008	○	○	
US7811912	A Novel Underlayer for High Performance Magnetic Tunneling Junction MRAM	Hong	10881445	6/30/2004	11/23/2008	○	○	
US7899985	A Novel Underlayer for High Performance Magnetic Tunneling Junction MRAM	Hong	12585465	10/23/2008	5/16/2014	○	○	
US8673854	A Novel Underlayer for High Performance Magnetic Tunneling Junction MRAM	Hong	12369465	10/23/2008	5/19/2014	○	○	
US7241632	Method of Fabricating MRAM Cell Structures Consisting of Small Spacers	Yang	11106320	4/14/2006	7/10/2007	○	○	
US7543882	MTJ read head with sidewall spacers	Yang	11825032	7/2/2007	5/8/2009	○	○	
US7678665	Heat Assisted Switching and Separated Read Write MRAM	Zhou	12322187	1/29/2006	7/13/2011	○	○	
US8194411	MTJ Incorporating CoFeB multilayer film with perpendicular anisotropy for MRAM application	Zhang	12589514	10/26/2009	6/22/2012	○	○	
US8456863	Method of Spin Torque MRAM Process Integration	Lu	13482157	3/28/2012	6/4/2013			
US8880180	Minimal Thickness Synthetic Antiferromagnetic (SAF) Structure with Perpendicular Magnetic Anisotropy for STT-MRAM	Beach	14488507	3/18/2014				
US8775051	Fabrication Method for Embedded Magnetic Memory	Zhong	13766395	2/14/2013	7/8/2014			

US2017038	Adaptive Reference Scheme for Magnetic Memory Applications	Jan	13880178	10/23/2012	12/23/2014			
US20140133	MRAM Write Pulses to Dissipate Intermediate State Consistently	Lee	13885623	5/23/2013	5/17/2015			
US2017038	Improved Adaptive Reference Scheme for Magnetic Memory Applications	Jan	14380050	12/28/2015	6/25/2017			
	Improved Adaptive Reference Scheme for Magnetic Memory Applications	Jan	15080448	8/25/2017				
US2018016	Implementation of One-Time Programmable Memory using a MRAM Stack Design	Jan	15078182	3/23/2016	10/31/2017			
US2018028	Seed Layer for Improving the Thermal Budget of the PMA Layer for Embedded MRAM Applications	Zhu	14848232	11/23/2015	10/3/2017			
	Seed Layer for Improving the Thermal Budget of the PMA Layer for Embedded MRAM Applications	Zhu	15707373	9/15/2017				
	A Writing Scheme to Reduce Back Flipping for STT-MRAM	Liu	16618118	8/7/2017				
US2018029	MgO Insertion in Free Layer for Magnetic Memory Applications	Wada	154481775	3/17/2017	5/8/2018			
	MgO Insertion in Free Layer for Magnetic Memory Applications	Wada	158172264	5/7/2018				
US2017195	Spacer Assisted Ion Beam Etching of Spin Torque Magnetic Random Access Memory	Yang	15488544	3/22/2017	1/15/2018			
	STT-MRAM Heat Sink and Magnetic Shield Structure Design for More Robust Read/Write Performance	Zhong	15887783	12/29/2017				
	Initialization Process for Magnetic Random Access Memory	Lee	15818148	11/30/2017				Remark: it is #197
	Self-Adaptive Halogen Treatment to Improve Photoresist pattern and MRAM Device Uniformity	Yang	15885240	8/24/2017				
	High Thermal Stability by Doping of Oxide Capping Layer for Spin Torque Transfer (STT) Magnetic Random Access Memory	Jan	15728618	10/10/2017				
US2018082	Free Layer Sidewall Oxidation and Spacer Assisted Magnetic Tunnel Junction (MTJ) Etch for High Performance Magnetoresistive Random Access Memory (MRAM) Devices	Yang	15788155	10/25/2017	11/29/2018			
	Nitride Capping Layer for Spin Torque Transfer (STT)-Magnetoresistive Random Access Memory (MRAM)	Wada	15881033	1/23/2018				
	CMP Stop Layer and Sacrificial Layer for High Yield Dual-Bit MRAM Devices	Yang	15891767	2/6/2018				
	Multiply Thin-Coated Ultra-Thin Hybrid Hard Mask for Sub-50nm MRAM Devices	Yang	15899385	3/13/2018				
	Formation of Large Height Top Metal Electrode for Sub-50nm MRAM Devices	Yang	15903418	3/22/2018				
	Metal/Conducting Metal Hybrid to Define Ultra-large Height Top Electrode for Sub-50nm MRAM Devices	Yang	15902831	3/23/2018				
	Novel Free Layer Structure of Magnetoresistive Memory (MRAM) for Metal Ion Beam Etching Process	Fukushima	15933475	3/23/2018				
	Ion Beam Etching Fabricated Sub-50nm Vias to Reduce Conductive Material Residue for Sub-50nm MRAM Devices	Yang	15947812	4/9/2018				
	Highly Selective Ion Beam Etch Hard Mask for Sub-50nm MRAM Devices	Yang	15951873	4/13/2018				
	Highly Physical Ion Beam Etch Process to Define Chemical Damage Free Sub-50nm MRAM Devices	Yang	15955244	5/22/2018				
	Sub-50nm Etchless MRAM Devices by Ion Beam Etching Fabricated T-shaped Bottom Electrode	Yang	16008538	5/14/2018				
	Under-bit Via Electrode for Sub-50nm Etchless MRAM Devices by Decoupling the Via Etch Process	Yang	16008820	5/14/2018				
US2018086	Faceted Structure	Tong	15931674	3/21/2018	12/17/2018	○	○	
US20180119	Magnetic Tunnel Junction Patterning Using Ta/Ta ₂ N ₅ as Hard Mask	Tong	15378558	3/17/2008	3/28/2010	○	○	
US2018087	A Novel Method To Form Non-magnetic NiFeMg Cap for the NiFe(ben)-MTJ Stack to Enhance dR/dI	Huang	15404448	4/14/2008	5/5/2009	○	○	
US2018029	Paramagnetic NiFeMg Capping Layer Is Deposited by Co-Sputtering of NiFe and Hf	Huang	15408801	7/31/2008	8/26/2009	○	○	
US2018030	A Novel Capping Layer for a Magnetic Tunnel Junction Device to Enhance dR/dI and a Method of Making	Huang	15284190	9/10/09	2/19/2013	○	○	

US20170002	A Process For Manufacturing A Magnetic Tunnel Junction (MTJ) Device	Hang	12887775	1/27/2010	5/15/2012	○	○	
US7399379	A Novel Magnetic Tunnel Junction (MTJ) To Reduce Spin Transfer Magnetization Switching Current	Hang	11899379	1/23/2007	10/5/2009	○	○	
US20080282	A Novel Magnetic Tunnel Junction (MTJ) To Reduce Spin Transfer Magnetization Switching Current	Hang	12354345	9/15/2009	9/15/2012	○	○	
US20150003	A Novel Magnetic Tunnel Junction (MTJ) To Reduce Spin Transfer Magnetization Switching Current	Hang	12264371	9/15/2009	6/4/2013	○	○	
US7696551	Patterning/Etching Of Nanometer-size Magnetic Multilayer-based device	Zen	11901388	8/23/2007	4/13/2010	○	○	
US6199349	Method Of Etching Magnetic Tunnel Junction Structure Using Chemical Mechanical Polishing	Zhang	12070289	3/14/2008	1/31/2012	○	○	
US8119816	Design and Fabrication Methods of Partial Cladded Write Line to Enhance Write Margin for Magnetic Bit	Min	12584552	3/15/2009	5/1/2012	○	○	
US8470482	Structure/Method for Enhancing Interfacial Perpendicular Anisotropy in CoFe(B)/MgO/CoFeB Magnetic Tunnel Junction	Hang	12627338	1/30/2010	6/28/2013	○		
US20150009	Composite magnetic free layer within magnetic tunnel junction for MRAM applications	Can	12081222	5/5/2011	10/13/2013	○		
US20141865	CoFeB Multilayers with Improved Out-of-plane Anisotropy for Magnetic Device Applications	Jan	13081985	5/10/2011	5/24/2013	○		
US20130009	CoFeB Multilayers with Improved Out-of-plane Anisotropy for Magnetic Device Applications	Jan	13591891	7/20/2012	3/13/2013			
US20137980	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	13850335	7/31/2013	9/21/2016	○		
US2008281	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	13805038	7/31/2013	4/15/2014	○		
US20087849	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14244943	4/4/2014	3/24/2015	○		
US20132323	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14032583	3/20/2013	11/4/2014	○		
US20131777	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14525342	10/9/2014	8/21/2018	○		
US20178733	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14525348	10/9/2014	10/25/2018	○		
US20173775	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14622551	10/9/2014	6/21/2015	○		
US2011985	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14525354	10/9/2014	7/12/2015	○		
US2017847	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14244937	4/4/2014	3/24/2015	○		
US2017946	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14244940	4/4/2014	3/24/2015	○		
US20162346	CoFeB Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	14032588	3/20/2013	2/24/2015	○		
US20167934	Magnetic element with improved out-of-plane anisotropy for spintronic applications	Jan	12501860	5/11/2011	4/14/2015	○		
US2016027	Multilayers having reduced perpendicular demagnetizing field using moment dilation for spintronic applications	Jan	13068172	5/4/2011	11/26/2013	○		
US2016411	Multilayers Having Reduced Perpendicular Demagnetizing Field Using Moment Dilation for Spintronic Applications	Jan	14047130	10/7/2013	6/2/2015	○		
US2013118	Spin Torque Transfer MTJ fabricated with a composite tunneling barrier layer	Hang	13944292	1/5/2012	3/3/2014			
US2013385	High thermal stability reference structure with out-of plane anisotropy for Magnetic Device	Yiang	13409572	2/22/2012	10/28/2014			
US20172752	High Thermal Stability Reference Structure with Out-of-Plane Anisotropy for Magnetic Device Applications	Yiang	14483418	3/23/2014	10/18/2015			

US8488798	High Thermal Stability Reference Structure with Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	14511273	10/19/2014	10/11/2018			
	Reduction of Capping Layer Resistance Area Product for Magnetic Device Applications	Jan	13441156	4/26/2012				
US8949834	High Thermal Stability Free Layer with High Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	13429458	5/1/2012	2/3/2016			
US8952760	High Thermal Stability Free Layer Structure with Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	13448957	4/17/2012	10/7/2014			
US8748197	Reverse Partial Etching Scheme for Magnetic Device Applications	Wang	13418907	3/14/2012	6/10/2014			
	Improve MTJ CG Variation by HM Trimming	Shen	150998183	5/23/2018				
US8928888	Method to Make Small Isolated Features with Pseudo-Planarization for TMR and MRAM	Han	10716729	11/21/2003	8/16/2008	○	○	
US8934911	Novel Method to Connect a Magnetic Device to CMOS Transistor	Zhong	13571879	8/10/2012	9/8/2013			
	Multi-layer Structure for Reducing Film Roughness in Magnetic Devices	Zhu	15589758	5/19/2017				
US8890177	Method to Minimize MTJ Sideswall Damage and Bottom Electrode Redeposition using BE Trimming	Annapragada	14048378	5/8/2016	7/23/2017			
	Perpendicularly Magnetized Ferromagnetic Layers having an Oxide Interface Allowing for Improved Control of the Oxidation	Thomas	15198807	5/29/2018				
US8973885	Seed Layer for Growth of <111> Magnetic Materials	Liu	15079468	3/24/2016	6/8/2017			
US8980473	New Surface Treatment Method for GaAs to Enable Photo Resist CG	Han	15189095	6/23/2016	10/10/2018			
	Scanning Perpendicular Resonance for Ultra-Low Characteristic of Magnetic Thin Films and Multilayers	Gutierrez	15480874	6/20/2017				
	Protective Passivation Layer for Magnetic Tunnel Junctions	Wata	15493113	3/20/2017				
US8972777	MTJ Device Process/Integration Method with Pre-Patterned Seed Layer	Han	15479487	4/6/2017	5/16/2018			
	Poat Treatment to Reduce Sputtering Devises for Physical Evaporate Process	Wang	15473514	4/5/2017				
US8836281	Oxidative Encapsulation Layer for Magnetic Tunnel Junction (MTJ) Devices using Radio Frequency (RF) Sputtering	Patel	15478632	4/5/2017	4/3/2018			
	A Method to Minimize Sideswall Damage after MTJ Etching	Zhongjian	15469042	5/23/2017				
	Combined Physical and Chemical Etch to Reduce Magnetic Tunnel Junction (MTJ) Sideswall Damage	Shen	15586484	5/16/2017				
	CrOx-based Encapsulation Layer for Magnetic Tunnel Junctions	Gunder	15018826	5/13/2017				
US10014405	Maintaining Coherent Field After High Temperature Anneal for Magnetic Device Applications with Perpendicular Magnetic Anisotropy	Liu	15477218	4/3/2017	7/8/2018			
	Maintaining Coherent Field After High Temperature Anneal for Magnetic Device Applications with Perpendicular Magnetic Anisotropy	Liu	15432893	6/23/2016				
US10038136	High Temperature Oxidation of Sideswall Materials from Patterned Magnetic Tunnel Junctions	Patel	15729836	10/10/2017	7/13/2018			
US10040861	Improve Film Selectivity by Introducing Oxidants to Noble Gas During Physical MTJ Etching	Shen	15668113	8/3/2017	8/7/2018			
	Low Resistance MgO Capping Layer for Perpendicularly Magnetized magnetic Tunnel Junctions	Patel	15841475	12/14/2017				
	Etch-Less Self-Aligned Magnetic Tunnel Junction (MTJ) Device Structure	Yao	15900180	7/18/2017				
	Pulse Writing in Perpendicular Magnetic Recording	Tang	15833486	9/23/2018				
	Electrical Testing Apparatus for Spintronic Devices	Jun	16036407	2/22/2018				
	Improving MTJ Device Performance by Controlling Device Structure	Han	15910494	11/13/2017				
	Ferromagnetic Resonance (FMR) Electrical Testing Apparatus for Spintronic Devices	Jun	15875204	1/19/2018				
US10189427	Improve Magnetic Tunnel Junction (MTJ) Performance by Introducing Oxidants to Methanol with or without Noble Gas during MTJ Etch	Shen	15980125	12/29/2017	10/11/2018			

	Improvement of MTJ Device Performance by Adding Stress Modulation Layer to MTJ Device Structure	Hag	15088038	5/1/2018				
US8716626	Engineered Magnetic Layer Having Improved Perpendicular Anisotropy Using Glassing Agents for Spintronic Applications	Jan	13408858	2/29/2012	4/29/2014			
US8968283	Engineered Magnetic Layer Having Improved Perpendicular Anisotropy Using Glassing Agents for Spintronic Applications	Jan	13548868	7/13/2012	4/15/2014			
US8282710	Free Layer with Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	13686188	11/27/2012	2/2/2016			
US8497268	Free Layer with Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	14888871	10/15/2013	8/8/2016			
US8881908	Mg Discontinuous Insertion Layer for Improving MTJ Shunt	Moriyama	13738918	9/11/2013	3/17/2015			
US8382880	Fully Compensated Synthetic Antiferromagnet for Spintronic Applications	Jan	13853542	4/16/2013	7/14/2016			
US8147833	Hybridized Oxide Capping Layer for Perpendicular Magnetic Anisotropy	Qi	13898838	7/5/2013	8/28/2016			
US8288538	Hybridized Oxide Capping Layer for Perpendicular Magnetic Anisotropy	Qi	14842088	9/1/2013	1/19/2016			
US8876301	Hybridized Oxide Capping Layer for Perpendicular Magnetic Anisotropy	Qi	14867047	8/28/2013	8/1/2016			
US8428887	Temperature Anneal for Magnetic Device Applications with Perpendicular Magnetic Anisotropy	Liu	14847433	5/8/2015	8/23/2018			
US8480084	Seed Layer for Multilayer Magnetic Materials	Jan	13848827	10/11/2012	11/8/2016			
	Improved Seed Layer for Multilayer Magnetic Materials	Jan	15044818	11/7/2016				
	Multiple Hard Mask Patterning in Perpendicular MRAM Devices	Yang	15798848	10/23/2017				
	Dual Magnetic Tunnel Junction Stack Design	Sunder	16133884	3/18/2018				
	Improved CD Uniformity of Island Photo Resist Pattern (Island) Using Alternating Phase Shifting Mask	Hag	16138886	3/18/2018				
	Self-Aligned Encapsulation Hard Mask to Separate Physically Under-Etched MTJ Cells to Reduce Conductive Bridging	Yang	16113079	6/27/2018				
	Large Height Two-Like Sub 30nm Vias to Reduce Conductive Material Via-Deposition for Sub 30nm MRAM Devices	Yang	16110088	6/27/2018				
	Highly Physical Etch Resistive Photoresist Mask to Define Large Height Sub 30nm Via and Metal Hard Mask for MRAM Devices	Yang	16138888	3/18/2018				
	Dual Magnetic Tunnel Junction Devices for Magnetic Random Access Memory (MRAM)	Sunder	16056781	9/7/2018				
	Multi-Probe Ferromagnetic Resonance (FMR) Apparatus for Water Layer Characterization of Magnetic Films	Gulson	16066783	8/7/2018				
	Improved Magnolia Layer for Magnetic Random Access Memory (MRAM) by Magnetic Enhancement	Jan	16108883	8/22/2018				
	Avoiding Oxygen Plasma Damage During Hard Mask Etching in Magnetic Tunnel Junction (MTJ) Fabrication Process	Shen	16086770	8/7/2018				
	Method for Measuring Saturation Magnetization of Magnetic Films and Multilayer Structures	Gulson	16161180	10/15/2018				
	Monolayer-by-Monolayer Growth of MgO Layers Using Mg Sublimation and Oxidation	Patel	16161181	10/16/2018				
	Multiple Spacer Assisted Physical Etching of Sub 30nm MRAM Devices	Yang	16161158	10/16/2018				
	Multi-layer Structure for Reducing Film Roughness in Magnetic Devices	Zhu	16173881	10/28/2018				
	Coating for PMA (Perpendicular Magnetic Anisotropy) Enhancement of STT-MRAM (Spin Torque Transfer Magnetic Random Access Memory) Devices	Uo	16164858	11/6/2018				
US8850488	Method of Forming a Magnetic Tunneling Junction (MTJ) MRAM Device and a TMR Read Head	Hong	10848516	5/19/2004	11/1/2006			
US7388870	Method of Forming a Magnetic Tunneling Junction (MTJ) MRAM	Hong	11288840	5/19/2004	7/3/2007			
US8833333	Method to Reduce Magnetic Film Stress for Better Yield	Zheng	13498853	5/11/2012	8/12/2014			

US9833542	Method to Reduce Magnetic Film Stress for Better Yield	Zhang	14454324	8/7/2014	1/13/2015			
	Seed Layer for PMA Thin Film	Morawane	13863545	4/18/2013				
	Reduction of Barrier Resistance X Area (B _A) Product and Protection of (PMA) for Magnetic Device Applications	Liu	14276243	5/15/2014				
US9887953	Profile by Atomic Desorption Step	Shen	14726546	5/31/2015	2/9/2016			
US9842880	Magnetic Tunnel Junction with Low Defect Rate after High Temperature Anneal for Magnetic Device Applications	Liu	14603111	1/20/2015	12/13/2017			
	Magnetic Tunnel Junction with Low Defect Rate after High Temperature Anneal for Magnetic Device Applications	Liu	15885552	12/8/2017				
	Physical Cleaning with in-Situ Oxidative Encapsulation Layer for Spintronic Device Application	Wang	14813854	1/30/2015				
	Thin Multilayer Structure for Reducing Film Roughness in Magnetic Devices	Zhu	10221558	12/17/2018				HT15-005_CHE_CON Cont'd of sh 15173261
	Antiferromagnetic (AFT) Structure with Perpendicular Magnetic Anisotropy for STT-MRAM	Beach	10208770	1/29/2019				HT13-01188 Div of sh 14486507

A	B	C	D	E	F	G	H
Issued Patent Number	Title	Filed Inventor	Serial Number	Filing Date	Issue Date	ISM	Remarks
3	6636962	Robinson	2004-014866	1/12/2004	3/25/12	○	○
3	6636964	Spencer	2004-023676	1/12/2004	7/25/13	○	○
3	6637367	A	2004-047701	1/22/2004	6/25/13	○	○
5	6636968	A	2004-046548	1/22/2004	8/24/2012	○	○
6	6636964	A	2007-105481	4/13/2007	8/24/2012	○	○
7	6646405	Peromagnesian	2007-199432	7/31/2007	9/23/2013	○	○
8	6636134	Holmstrom	2007-275688	10/17/2007	8/1/2013	○	○
9	6642208	Spin Transfer	2008-009803	3/28/2008	9/23/2013	○	○
10	6617924	Spin Torque	2005-114885	4/24/2005	7/19/2013	○	○
11	6651377	A	2008-038330	3/10/2008	7/15/2014	○	○
12	6676384	A	2008-190223	7/23/2008	9/23/2013	○	○
13	6637754	Method Of	2008-086648	10/17/2008	5/8/2014	○	○
14	6646906	Spin Transfer	2010-034684	5/21/2010	12/4/2014	○	○
15	6685284	For Ultra-High	2008-05257	4/8/2008	12/13/2013	○	○
16	6671058	Worded Gate	2011-037409	5/25/2011	7/24/2014	○	○
17	6670178	Gate Drive	2010-154067	7/8/2010	3/7/2014	○	○
18	6771370	STT-RAM with	2010-060362	7/20/2010	7/25/2015	○	○
19	6674871	A Read	2012-021677	8/5/2012	1/8/2015	○	○
20	6728894	Magnetic	2010-053533	8/6/2010	4/24/2015	○	○
21	6674744	MAGNETIC	2013-052607	10/19/2013	1/8/2015	○	○
22	6653187	MRAM Cell	2004-057285	12/22/2004	9/23/2012	○	○
23	6677547	A Novel	2011-041735	3/28/2011	10/4/2013	○	○
24	6176788	Adaptive	2010-186783	7/23/2010	1/18/2013	○	○
25	6178787	Adaptive	2010-189753	7/23/2010	1/18/2013	○	○
26	6162061	A Novel	2005-118235	9/30/2005	12/14/2012	○	○
27	6628117	Method of	2005-112850	4/14/2006	7/13/2012	○	○

	A	B	C	D	E	F	G	H
	Issued Patent Number	Title	First Inventor	Serial Number	Filing Date	Issue Date	ISM	Remarks
1	1293431	Spacer Structure in MRAM Cell And Method Of Fabricating The Same	Yoon	08282013.1	2006/11/7	2013/1/8	○	○
2	EP1901919	A Complementary MRAM A Novel Classification	Yoon	08282013.2	2006/11/20	2013/6/19	○	○
3		Structure/Method To Form Mg(OH)2/Pd/Fe Layer MTJ for high performance MRAM, spin-Polarization/Field Coupling Layer Is Deposited By Co-Sputtering of BiFe and Fe	Hong	0808013.0	2006/12/20		○	○
4	EP1988038	Platinum Doped Cap and Free Layer for MRAM Device	Hong	07282004.5	2007/7/10	2008/1/28	○	○
5	EP1918147	MRAM with Enhanced Programming Margin	Min	0802002.0	2008/3/27		○	○
6	EP1988198	Spin-Torque Switching MRAM, Spin-Biased Array	Yang	08182003.3	2008/8/27	2012/6/17	○	○
7	EP1988130	A Novel Spin Structure To Fabricate MTJ MRAM	Hong	0808002.2	2008/8/17	2012/1/20	○	○
8	EP2073285	A High Performance MTJ Element for STT-RAM And Method For Making The Same	Hong	0802010.8	2008/7/3	2013/4/28	○	○
9		Controlled Gate Voltage Programming for Spin-RAM Array	Han	08027549.6	2008/1/19		○	○
10		Data Line Voltage Boost Substrate for Memory Array	Yang	10810285.0	2010/7/22		○	○
11		Method and Apparatus for Storing Accumulated Data Errors From a Memory System	Yang	10732437.5	2011/1/20		○	○
12	EP2277128	A Novel Free Layer/Capping Layer for High Performance MRAM MTJ	Hong	10731923.4	2011/7/26	2017/3/27	○	○
13	EP2412053	METHOD OF FORMING PATTERNED AND ETCHED MAGNETIC TUNNEL JUNCTION STRUCTURES FOR SPIN-TRANSFER TUNNEL MRAM DEVICES	Helei	10738454.4	2011/1/24	2017/10/18	○	○
14		Shared Bit Line SMT MRAM Array with Shunting Transistors Between the Bit Lines	Yang	11803833.0	2011/6/28		○	○
15		A Read Disturb Free SMT MRAM Reference Cell Circuit	Yang	11740189.8	2012/7/28		○	○
16		A Novel Bit Line Preparation Method for MRAM Fabrication	Guoqin	10805330.3	2012/5/20		○	○
17		Preferential, Pre-Write-Targeting Reference Lines	Pu	11807069.0	2013/4/22		○	○
18		Reference Cell Architectures for Small Memory Array Block Addressing	Guangxi	11804755.6	2013/6/21		○	
19		Cross Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	12748182	2012/7/30			
20		Cross Multilayers with Improved Out-of-Plane Anisotropy for Magnetic Device Applications	Jan	12748182.8	2013/7/30		○	
21		Magnetic Element with Improved Out-of-Plane Anisotropy for Spintronic Applications	Jan	12744881.8	2012/8/10		○	
22	EP2703518	Multilayers Having Reduced Perpendicular Demagnetizing Field using Moment Division for Spintronic Applications	Jan	12778816	2013/4/28	2017/4/19	○	
23	EP2898044	Storage Element for STT MRAM Applications	Kuo	13780312	2013/8/13	2018/1/18	○	○
24		Storage Element for STT MRAM Applications	Yuan	15150884.1	2015/1/16		○	○
25	EP2828681	High Thermal Stability Reference Structure with Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	13754577	2013/1/24	2017/12/20		
26	EP2834510	Reduction Of Capping Layer Resistance Area Product for Magnetic Device Applications	Jan	12728021.4	2013/5/27	2017/11/15		
27	EP2820648	High Thermal Stability Free Layer with High Out-of-Plane Anisotropy for Magnetic Device Applications	Wang	13759886	2013/2/27	2017/11/15		
28	2838893	Free Layer with High Thermal Stability for Magnetic Device Applications by Insertion of a Boron Doping Layer	Wang	13777528.4	2015/4/17	2018/10/21		
29	EP1804450	Adaptive Algorithm for MRAM Manufacturing	Yang	05320036.4	2005/8/14	2013/4/23	○	○
30	EP1915028	A Novel Underlayer For High Performance Magnetic Tunneling Junction MRAM	Hong	08080007.0	2008/8/14	2012/11/14	○	○

1	A	B	C	D	E	F	G	H
2	Issued Patent Number	Title	First Inventor	Serial Number	File Date	Issue Date	ISM	Release
31	5514079861	A Novel Capping Structure for Enhancing GMR of the MTJ Device	Hong	00380506.2	2005/07/14	2010/02/24	O	O
32		MTJ Incorporating CoFeB/Multilayer Film with Perpendicular Magnetic Anisotropy for MRAM Application	Zhang	10032737.1	2010/10/26		O	O
33		Improved Seed Layer for Multilayer Magnetic Materials	Jan	10780406.2	2012/10/11			
34		An Adaptive Reference Scheme for Magnetic Memory Applications	Jan	10780114.2	2013/10/23			
35		Implementation of One-Time Programmable Memory using a MRAM Stack Design	Jan	10715705.7	2016/03/22			
36								
37								

A	B	C	D	E	F	G	H
Issued Patent Number	Title	First Inventor	Serial Number	File Date	Issue Date	Off	Reissues
1	741200	Magnetic Random Access Memory Array with Coupled Soft Adjacent Magnetic Layer	Jun	10-2005-0033650	6/21/2005	7/12/2007	○
2	10-1460307	Adaptive Algorithm for MRSA Measurement	Yang	10-2005-0003471	7/13/2005	4/26/2012	○
3	10-1804289	Adaptive Algorithm for MRSA Measurement	Yang	10-2011-0140587	12/22/2011	3/12/2012	○
4	10-1460306	A Novel Heterostructure Permalloy Permanent Magnetic Tuning Junction MRSA	Yang	10-2005-0003406	6/24/2005	7/11/2012	○
5	10-1805475	Adaptive Algorithm for MRSA Measurement	Yang	10-2011-0140582	12/22/2011	2/14/2012	○

China

	A	B	C	D	E	F	G
1	Issued Patent Number	Title	First Inventor	Serial Number	File Date	Issue Date	Status
2	2848742	Improved Seed Layer for Multilayer Magnetic Materials	Jan	201880051488.2	2018/5/28	2018/3/20	Issued
3		Implementation of One Time Programmable Memory using a MRAM Stack Design	Jan	201880052700.2	2017/11/15		Pending

Headline Description	Attorney Ref. Number	Title	First Inventor	Assignee	Priority Date	Serial Number	File Date	Issued Patent Number	Issue Date	Status
0177-090		HYPERBOLIC HEAT SHIELD AND MAGNETIC SHIELD STRUCTURE DESIGN FOR NUCLEAR REACTOR CORES/CONTAINERS		Hardware	20-Dec-17	1073187-001	20-Dec-18			
0177-091		PERFORMANCE MONITORING (PM) ELECTRICAL TESTING APPARATUS FOR AMPLIFIER DEVICES	John	Hardware	19-Dec-18	1073187-002	17-Jan-19			
0177-092		INTERNAL CAPACITANCE LAYER FOR JAW TONGUE TAPPLERS (JTT)	John	Hardware	19-Dec-18	1073187-003	23-Jan-19			

PCT Applications not yet at National Stage						
Title	Inventor	Appl No	Filing Date	Docket Number	National Stage Deadline (36 mo)	
MgO Insertion into Free Layer for Magnetic Memory Applications	Iwata	PCT/US2018/019841	2/27/2018	HT2016025PCT	6/17/2019	
Protective Passivation Layer for Magnetic Tunnel Junctions	Iwata	PCT/US2018/022075	2/28/2018	HT2016014PCT	5/20/2019	
Scanning Ferromagnetic Resonance (FMR) for Wafer-Level Characterization of Magnetic Films and Multilayers	Chuan	PCT/US2018/020381	3/1/2018	HT2016012PCT	9/25/2019	
Spacer Assisted Ion Beam Etching of Spin Torque Magnetic Random Access Memory	Yang	PCT/US2018/020594	3/5/2018	HT2017007PCT	9/22/2019	
Method to Remove Sidewall Damage after MTJ Etching	Yang	PCT/US2018/020654	3/5/2018	HT2017004PCT	9/22/2019	
Maintaining Coercive Field after High Temperature Anneal for Magnetic Device Applications with Perpendicular Magnetic Anisot	Liu	PCT/US2018/021007	3/5/2018	HT2017006PCT	10/3/2019	
MTJ Device Process/Integration Method with Pre-Patterned Seed Layer	Hag	PCT/US2018/021288	3/7/2018	HT2017001PCT	10/9/2019	
Dielectric Encapsulation Layer for Magnetic Tunnel Junction (MTJ) Devices Using Radio Frequency (RF) Sputtering	Patel	PCT/US2018/021398	3/7/2018	HT2017003PCT	10/9/2019	
Post Treatment to Reduce Shunting Devices for Physical Etching Process	Wang	PCT/US2018/021452	3/8/2018	HT2017002PCT	10/9/2019	
Combined Physical and Chemical Etch to Reduce Magnetic Tunnel Junction (MTJ) Sidewall Damage	Shen	PCT/US2018/021986	5/11/2018	HT2017005PCT	11/15/2019	
Multilayer Structure for Reducing Film Roughness in Magnetic Devices	Zhu	PCT/US2018/022637	8/15/2018	HT2016005OIP_PCT	11/19/2019	
Exch-Less Self-Aligned Magnetic Tunnel Junction (MTJ) Device Structure	Hag	PCT/US2018/033101	5/30/2018	HT2017015PCT	1/19/2020	
Silicon Oxynitride Based Encapsulation Layer for Magnetic Tunnel Junctions	Sunder	PCT/US2018/033597	5/30/2018	HT2017008PCT	12/12/2019	
High Thermal Stability by Doping of Oxide Capping Layer for Spin Torque Transfer (STT) Magnetic Random Access Memory (MRAM) A	Jan	PCT/US2018/035543	10/9/2018	HT2017034PCT	4/19/2020	
High Temperature Volatilization of Siloxane Materials from Patterned Magnetic Tunnel Junctions	Patel	PCT/US2018/035542	10/9/2018	HT2017010PCT	4/19/2020	
Multiple Hard Mask Patterning to Fabricate 20NM and Below MRAM Devices	Yang	PCT/US2018/036480	10/16/2018	HT2017027PCT	4/23/2020	
Free Layer Sidewall Oxidation and Spacer Assisted Magnetic Tunnel Junction (MTJ) Etch for High Performance Magnetoresistive Random Access Memory (MRAM) Production	Lee	PCT/US2018/036683	11/5/2018	HT2017022PCT	5/20/2020	
Improving MTJ Device Performance by Controlling Device Shape	Hag	PCT/US2018/036682	11/6/2018	HT2017023PCT	5/13/2020	
Low Resistance MgO Capping Layer for Perpendicularly Magnetized Magnetic Tunnel Junctions	Patel	PCT/US18/04425	12/7/2018	HT2017014PCT	6/14/2020	
Improved Magnetic Tunnel Junction (MTJ) Performance by Introducing Oxidants to Methanol with or without Noble Gas During MTJ	Shen	PCT/US2018/044423	12/7/2018	HT2017051PCT	6/25/2020	
STT-MRAM Heat Sink and Magnetic Shield Structures Design for More Robust Read/Write Performance	Zhong	PCT/US2018/067951	12/28/2018	HT2017028PCT	6/28/2020	
Ferromagnetic Resonance (FMR) Electrical Testing Apparatus for Spintronic Devices	Jan	PCT/US2018/013563	1/17/2019	HT2017025PCT	7/15/2020	
Nitride Capping Layer for Spin Torque Transfer (STT) Magnetoresistive Random Access Memory (MRAM)	Iwata	PCT/US2019/015128	1/25/2019	HT2017037PCT	7/25/2020	