

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1
 Stylesheet Version v1.2

EPAS ID: PAT6985249

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT
CONVEYING PARTY DATA	
Name	Execution Date
CAVIUM, LLC	12/31/2019

RECEIVING PARTY DATA	
Name:	CAVIUM INTERNATIONAL
Street Address:	C/O ESTERRA TRUST (CAYMAN) LIMITED, PO BOX 1350, CLIFTON HOUSE, 75 FORT STREET
City:	GRAND CAYMAN
State/Country:	CAYMAN ISLANDS
Postal Code:	KY1-1108

PROPERTY NUMBERS Total: 1	
Property Type	Number
Application Number:	16802357

CORRESPONDENCE DATA	
Fax Number:	(408)530-9797
<i>Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.</i>	
Phone:	4085309700
Email:	jowens@hollp.com
Correspondent Name:	HAVERSTOCK & OWENS LLP
Address Line 1:	162 NORTH WOLFE ROAD
Address Line 4:	SUNNYVALE, CALIFORNIA 94086

ATTORNEY DOCKET NUMBER:	XPL-02301
NAME OF SUBMITTER:	JONATHAN O. OWENS
SIGNATURE:	/Jonathan O. Owens/
DATE SIGNED:	10/24/2021

Total Attachments: 51

source=Assignment5_10_24_2021#page1.tif
 source=Assignment5_10_24_2021#page2.tif
 source=Assignment5_10_24_2021#page3.tif
 source=Assignment5_10_24_2021#page4.tif
 source=Assignment5_10_24_2021#page5.tif

PATENT

REEL: 057897 FRAME: 0502

source=Assignment5_10_24_2021#page6.tif
source=Assignment5_10_24_2021#page7.tif
source=Assignment5_10_24_2021#page8.tif
source=Assignment5_10_24_2021#page9.tif
source=Assignment5_10_24_2021#page10.tif
source=Assignment5_10_24_2021#page11.tif
source=Assignment5_10_24_2021#page12.tif
source=Assignment5_10_24_2021#page13.tif
source=Assignment5_10_24_2021#page14.tif
source=Assignment5_10_24_2021#page15.tif
source=Assignment5_10_24_2021#page16.tif
source=Assignment5_10_24_2021#page17.tif
source=Assignment5_10_24_2021#page18.tif
source=Assignment5_10_24_2021#page19.tif
source=Assignment5_10_24_2021#page20.tif
source=Assignment5_10_24_2021#page21.tif
source=Assignment5_10_24_2021#page22.tif
source=Assignment5_10_24_2021#page23.tif
source=Assignment5_10_24_2021#page24.tif
source=Assignment5_10_24_2021#page25.tif
source=Assignment5_10_24_2021#page26.tif
source=Assignment5_10_24_2021#page27.tif
source=Assignment5_10_24_2021#page28.tif
source=Assignment5_10_24_2021#page29.tif
source=Assignment5_10_24_2021#page30.tif
source=Assignment5_10_24_2021#page31.tif
source=Assignment5_10_24_2021#page32.tif
source=Assignment5_10_24_2021#page33.tif
source=Assignment5_10_24_2021#page34.tif
source=Assignment5_10_24_2021#page35.tif
source=Assignment5_10_24_2021#page36.tif
source=Assignment5_10_24_2021#page37.tif
source=Assignment5_10_24_2021#page38.tif
source=Assignment5_10_24_2021#page39.tif
source=Assignment5_10_24_2021#page40.tif
source=Assignment5_10_24_2021#page41.tif
source=Assignment5_10_24_2021#page42.tif
source=Assignment5_10_24_2021#page43.tif
source=Assignment5_10_24_2021#page44.tif
source=Assignment5_10_24_2021#page45.tif
source=Assignment5_10_24_2021#page46.tif
source=Assignment5_10_24_2021#page47.tif
source=Assignment5_10_24_2021#page48.tif
source=Assignment5_10_24_2021#page49.tif
source=Assignment5_10_24_2021#page50.tif
source=Assignment5_10_24_2021#page51.tif

ASSIGNMENT AND QUITCLAIM TRANSFER

WHEREAS, Cavium, LLC, a corporation organized under the laws of Delaware, and with offices at 5488 Marvell Lane, Santa Clara, California 95054 (hereinafter “Assignor”) owns the patents and patent applications listed in Exhibit A attached hereto and incorporated herein by this reference (hereinafter “**Group A**”) and may have an ownership interest in some or all of the patents and patent applications listed in Exhibit B attached hereto and incorporated herein by this reference (hereinafter “**Group B**”);

WHEREAS, Cavium International, a corporation organized under the laws of Cayman Islands, and with offices at c/o Estera Trust (Cayman) Limited, PO Box 1350, Clifton House, 75 Fort Street, Grand Cayman KY1-1108 Cayman Islands, a limited liability corporation (hereinafter “Assignee”), desires to acquire the Assignor’s ownership interest in, to and under the **Group A** and the **Group B**; and

WHEREAS, Assignor has executed on an effective date of December 31, 2019 (hereinafter “**Effective Date**”) that certain Transfer and Assignment Agreement assigning, among other things, all interest in and to the **Group A** and transferring by quitclaim its ownership interest, if any, in and to the **Group B** to Assignee (the “Purchase Agreement”).

NOW, THEREFORE, for consideration of one dollar (\$1.00) and other good and valuable consideration paid by Assignee to Assignor, the receipt and sufficiency of which hereby is acknowledged, Assignor does hereby sell, assign and transfer to Assignee its entire interest in and to the **Group A**, including all divisions, continuations, reexaminations, reissues, and foreign counterparts of the applications and patent registrations for the **Group A** (and the right to claim priority and the right to apply for any of the foregoing); including assignment of any and all provisional applications that are relied upon for priority; all rights to causes of action and remedies related thereto (including, without limitation, the right to sue for past, present or future infringement, misappropriation or violation of rights related to the foregoing); and any and all other rights and interests arising out of, in connection with or in relation to the **Group A**.

FURTHER, for consideration of one dollar (\$1.00) and other good and valuable consideration paid by Assignee to Assignor, the receipt and sufficiency of which hereby is acknowledged, Assignor does hereby **quitclaim** sell, assign and transfer to Assignee its ownership interest, if any, in and to the **Group B**, including all divisions, continuations, reexaminations, reissues, and foreign counterparts of the applications and patent registrations for the **Group B** (and the right to claim priority and the right to apply for any of the foregoing); including assignment of any and all provisional applications that are relied upon for priority; all rights to causes of action and remedies related thereto (including, without limitation, the right to sue for past, present or future infringement, misappropriation or violation of rights related to the foregoing); and any and all other rights and interests arising out of, in connection with or in relation to the **Group B**.

FURTHER, nothing contained herein shall be deemed to alter or amend the terms and provisions of the Purchase Agreement and in the event of any conflict between the terms and provisions of this Assignment and the Purchase Agreement, the terms and provisions of the Purchase Agreement shall be deemed to govern and be controlling in all circumstances. This Assignment is executed pursuant to the Purchase Agreement and is entitled to the benefits and subject to the

provisions thereof and shall bind and inure to the benefit of the parties thereto and their respective successors and assigns.

FURTHER, Assignor hereby covenants and agrees to execute and deliver, at the request of Assignee, such further instruments of transfer and assignment and to take any other action as such Assignee may reasonably request to more effectively consummate the assignments contemplated by this Assignment. Specifically, Assignor agrees to, at Assignee's expense, execute, acknowledge and deliver such further documents, instruments, conveyances and assurances and take such further actions as may be reasonably required to register in the name of Assignee the assignment of any of the Patents in **Group A** and/or the **Group B** in any appropriate governmental agency or registrar.

IN WITNESS WHEREOF, Assignor and Assignee have executed and delivered this Patent Assignment by their duly authorized representatives at 11:56 pm PST on the **Effective Date**.

ASSIGNOR:

Cavium, LLC,
a corporation organized under the laws of Delaware

By: _____



Jean Hu
President, Chief Financial Officer

ASSIGNEE:

Cavium International,
a corporation organized under the laws of Cayman Islands

By: _____

Philip Anderson
Director

provisions thereof and shall bind and inure to the benefit of the parties thereto and their respective successors and assigns.

FURTHER, Assignor hereby covenants and agrees to execute and deliver, at the request of Assignee, such further instruments of transfer and assignment and to take any other action as such Assignee may reasonably request to more effectively consummate the assignments contemplated by this Assignment. Specifically, Assignor agrees to, at Assignee's expense, execute, acknowledge and deliver such further documents, instruments, conveyances and assurances and take such further actions as may be reasonably required to register in the name of Assignee the assignment of any of the Patents in **Group A** and/or the **Group B** in any appropriate governmental agency or registrar.

IN WITNESS WHEREOF, Assignor and Assignee have executed and delivered this Patent Assignment by their duly authorized representatives at 11:56 pm PST on the Effective Date.

ASSIGNOR:

Cavium, LLC,
a corporation organized under the laws of Delaware

By: _____

Jean Hu
President, Chief Financial Officer

ASSIGNEE:

Cavium International,
a corporation organized under the laws of Cayman Islands

By: _____

Philip Anderson
Director

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number Issue Date	Status	Title
MP12155	MP12155WOEP	FR	05812863.8	9/8/2005	1799148	3/27/2013	In Force Deterministic finite Automata (DFA) processing
MP12155	MP12155SWOEP	GB	05812863.8	9/8/2005	1799148	3/27/2013	In Force Deterministic finite Automata (DFA) processing
MP12155	MP12155W0E9	IE	05812863.8	9/8/2005	1799148	3/27/2013	In Force Deterministic finite Automata (DFA) processing
MP12155	MP12155W0EP	SE	05812863.8	9/8/2005	1799148	3/27/2013	In Force Deterministic finite Automata (DFA) processing
MP12156	MP12156	US	14/224,728	9/12/2005	3566475	10/5/2013	In Force Content Search Mechanism That Uses A Deterministic Finite Automata (DFA) Graph, a Content search mechanism that uses a deterministic finite automata (DFA) graph, a
MP12156	MP12156-2	US	14/040,323	9/27/2013	3818321	8/6/2014	In Force Content Search Mechanism That Uses A Deterministic Finite Automata (DFA) Graph,
MP12156	MP12156C1	US	14/337,759	7/22/2014	9336328	5/10/2016	In Force Content search mechanism that uses a deterministic finite automata (DFA) graph, a Content search mechanism that uses a deterministic finite automata (DFA) graph, a
MP12156	MP12156C1C1	US	15/134,919	4/21/2016	9651505	5/16/2017	In Force Content search pattern matching using Deterministic Finite Automata (DFA) Graph, a
MP12157	MP12157	US	11/335,189	1/18/2006	7553925	7/7/2009	In Force Selective Replication Of Data Structures
MP12157	MP12157WO	WO	PCT/US2005/03223	9/9/2005	DNA	Pending	Selective Replication Of Data Structures
MP12157	MP12157W02	DE	05793143.6	9/9/2005	6020050517	4/7/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02	DK	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02E	EP	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02F	FI	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02F	FR	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02I	GB	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02	NL	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12157	MP12157W02S	SE	05793143.6	9/9/2005	1794979	4/12/2017	In Force SELECTIVE REPPLICATION OF DATA STRUCTURE
MP12158	MP12158	US	11/225,373	9/12/2005	7613813	11/3/2009	In Force METHOD AND APPARATUS FOR REDUCING HOST OVERHEAD IN A SOCKET SERVER IMPLEMENTATION
MP12158	MP12158C1	US	12/574,263	10/6/2009	7930349	4/9/2011	In Force Method And Apparatus For Reducing Host Overhead In A Socket Server Implementati
MP12159	MP12159	US	13/118,727	9/2/2005	7535807	5/5/2008	In Force METHOD AND SYSTEM FOR ASIC SIMULATION
MP12162	MP12162	US	11/125,938	5/11/2005	7447618	11/4/2008	In Force METHOD AND SYSTEM FOR ASIC SIMULATION
MP12163	MP12163	US	11/132,620	5/18/2005	7802031	9/2/2010	In Force METHOD AND SYSTEM FOR HIGH SPEED NETWORK APPLICATION
MP12165	MP12165	US	11/140,891	5/31/2005	7168971	1/10/2007	In Force GASKET RETAINER
MP12166	MP12166	US	11/201,936	8/16/2005	7565380	7/22/2009	In Force METHOD AND SYSTEM FOR TESTING NETWORK DEVICE LOGIC
MP12167	MP12167	US	11/222,592	9/9/2005	7230549	12/6/2007	In Force METHOD AND SYSTEM FOR SYNCHRONIZING BIT STREAMS FOR PCI EXPRESS DEVICE
MP12169	MP12169	US	11/223,693	9/9/2005	7639715	12/29/2009	In Force DEDICATED APPLICATION INTERFACE FOR NETWORK SYSTEMS
MP12170	MP12170	US	11/422,936	9/9/2005	757773	8/18/2009	In Force METHOD AND SYSTEM FOR DMA OPTIMIZATION
MP12172	MP12172	US	11/252,524	10/18/2005	7447874	4/11/2008	In Force METHOD AND SYSTEM FOR DESIGNING A FLEXIBLE HARDWARE STATE MACHINE
MP12173	MP12173	US	11/257,593	10/25/2005	7633876	12/8/2009	In Force METHOD AND SYSTEM FOR FILTERING UNKNOWN VALUES IN ASIC DESIGN SIMULAT
MP12174	MP12174	US	11/281,430	12/1/2005	7923473	4/5/2011	In Force METHOD AND SYSTEM FOR MANAGING TRANSMIT DESCRIPTORS IN A NETWORKING

PATENT

REEL: 057897 FRAME: 0513

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12349	MP12349	US	13/370,724	2/16/2012	9143140	9/23/2015	In Force	Multi-Function Delay Locked Loop
MP12349	MP12349C1	US	14/639,476	3/5/2015	9305884	4/5/2016	In Force	SIMULATION SYSTEM AND METHOD THEREOF
MP12350	MP12350	US	13/029,018	2/16/2011	8682852	3/7/2014	In Force	METHOD AND SYSTEM FOR APPLICATION ISOLATION
MP12352	MP12352	US	13/035,314	2/25/2011	8880732	11/4/2014	In Force	SYSTEM AND METHOD OF COMPRESSION AND DECOMPRESSION
MP12353	MP12353	US	13/168,395	6/24/2011	9398033	7/9/2016	In Force	Regular Expression Processing Automation
MP12354	MP12354	US	13/087,817	4/15/2011	8458331	6/4/2013	In Force	System And Method Of Compressor And Decompression
MP12354	MP12354C1	US	13/888,851	5/7/2013	9054729	6/9/2015	In Force	System And Method Of Compressor And Decompression
MP12355	MP12355	US	13/067,051	5/4/2011	8831108	9/3/2014	In Force	Low latency rate control system and method
MP12355	MP12355D1	US	14/480,469	9/8/2014	9445107	9/3/2016	In Force	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355HK	HK	14/04540.1	5/4/2012	11914858	11/24/2017	In Force	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355PD1	JP	2016-029840	2/19/2016	JP6226490	11/8/2017	In Force	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355PD2	JP	2017-143463	7/25/2017	Pending	Pending	Pending	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355WO	WO	PCT/US2012/035664	5/4/2012	DNA	Pending	Pending	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355WOC	CN	201280316770	5/4/2012	ZL201228003	2/4/2017	In Force	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355WQ1P	JP	2014-509498	5/4/2012	Pending	Pending	Pending	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12355	MP12355WKR	KR	10-2013-7032245	5/4/2012	101848306	12/4/2017	In Force	LOW LATENCY RATE CONTROL SYSTEM AND METHOD
MP12356	MP12356	US	13/067,950	5/4/2011	9025672	5/5/2015	In Force	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12356	MP12356HK	HK	14/167723.5	5/4/2012	11933928	12/8/2017	In Force	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12356	MP12356WO	WO	PCT/US2012/03664	5/4/2011	DNA	Pending	Pending	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12356	MP12356WOC	CN	201280316624	5/4/2012	ZL201228003	2/4/2017	In Force	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12356	MP12356WQ1P	JP	2014-509499	5/4/2012	JP5784823	9/24/2015	In Force	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12356	MP12356WKR	KR	10-2013-7032246	5/4/2012	Pending	Pending	Pending	ON-DEMAND INTRA-REFRESH FOR END-TO-END CODED VIDEO TRANSMISSION SYSTEM
MP12359	MP12359	US	13/105,401	5/11/2011	8350732	1/8/2013	In Force	Compression With Adjustable Quality/Bandwidth Capability
MP12360	MP12360	US	13/168,450	5/24/2011	9858851	4/2/2018	In Force	Regex Compiler
MP12360	MP12360HK	HK	14/167732.4	5/20/2012	1193278	3/9/2018	In Force	Compiler For Regular Expressions
MP12360	MP12360WO	WO	PCT/US2012/04330	5/20/2012	DNA	Pending	Pending	Compiler For Regular Expressions
MP12360	MP12360WOC	CN	201280387992	5/20/2012	ZL201228003	5/3/2017	In Force	Compiler For Regular Expressions
MP12360	MP12360WQC	CN	2017103583799	5/29/2012	ZL201228003	5/3/2017	In Force	Compiler For Regular Expressions
MP12360	MP12360WOD	DE	112012002641	6/29/2012	Pending	Pending	Pending	Compiler For Regular Expressions
MP12360	MP12360WOKR	KR	1020167020582	6/26/2012	Pending	Pending	Pending	Compiler For Regular Expressions
MP12361	MP12361	US	13/168,323	6/24/2011	8990159	3/24/2015	In Force	Anchored Patterns
MP12361	MP12361C1	US	14/632,448	2/26/2015	9514746	12/6/2016	In Force	Anchored Patterns
MP12361	MP12361WO	WO	PCT/US2012/04333	6/20/2012	DNA	Pending	Pending	Anchored Patterns
MP12361	MP12361WOKR	KR	1020147001978	6/20/2012	Pending	Pending	Pending	Anchored Patterns

PATENT

REEL: 057897 FRAME: 0519

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12362	MP12362	US	13/067,920	7/1/2011	9025665	5/5/2015	In Force	Video encoder bit estimator for macroblock encoding
MP12362	MP12362D1	US	14/329,543	7/1/2014	9094669	7/28/2015	In Force	VIDEO ENCODER BIT ESTIMATOR FOR MACROBLOCK ENCODING
MP12363	MP12363	US	13/181,270	7/1/2011	8488601	7/26/2013	In Force	METHOD AND SYSTEM FOR LINK AGGREGATION
MP12364	MP12364	US	13/181,251	7/1/2011	8467395	8/18/2013	In Force	METHOD AND SYSTEM FOR LINK AGGREGATION
MP12365	MP12365	US	13/193,452	7/28/2011	9071544	5/30/2015	In Force	METHOD AND SYSTEM FOR MANAGING NETWORK ELEMENTS
MP12366	MP12366	US	13/565,271	8/2/2012	10277510	4/30/2019	In Force	System and Method for Storing Lookup Request Rules in Multiple Memories
MP12367	MP12367	US	13/565,784	8/2/2012	8937952	1/20/2015	In Force	Packet Classification
MP12367	MP12367C1	US	13/664,015	10/30/2012	8934488	1/13/2015	In Force	Identifying Duplication in Decision Trees
MP12367	MP12367C11	US	13/7831,487	3/14/2013	9208438	12/8/2015	In Force	Duplication in Decision Trees
MP12367	MP12367C2	US	13/565,269	11/27/2012	8937954	1/20/2015	In Force	Decision Tree Level Merging
MP12367	MP12367C3	US	14/570,626	12/15/2014	9191321	11/17/2015	In Force	Packet Classification By An Optimised Decision Tree
MP12367	MP12367HK	HK	14107043.6	8/2/2012	1193886	6/1/2018	In Force	Packet Classification By An Optimised Decision Tree
MP12367	MP12367WD	WO	PCT/US2012/04940	8/2/2012	DNA	Pending	Packet Classification By An Optimised Decision Tree	
MP12367	MP12367WOC	CN	201280034841.4	8/2/2012	ZL201238604	8/25/2017	In Force	Packet Classification By An Optimised Decision Tree
MP12368	MP12368	US	13/7565,389	8/2/2012	9596222	3/14/2017	In Force	Method and apparatus encoding a rule for a lookup request in a processor
MP12369	MP12369	US	13/565,486	8/2/2012	9344366	5/17/2016	In Force	System and method for rule matching in a processor
MP12369	MP12369C1	US	15/145,652	5/3/2016	9865540	1/9/2018	In Force	System And Method For Rule Matching In A Processor
MP12370	MP12370	US	13/565,727	8/2/2012	8711861	4/29/2014	In Force	Lookup From End Packet Input Processor
MP12370	MP12370CI	US	13/7599,276	8/30/2011	9729527	8/8/2017	In Force	Lookup From End Packet Input Processor
MP12370	MP12370C2	US	14/138,931	12/23/2013	9031075	5/12/2015	In Force	Lookup Front End Packet Input Processor
MP12370	MP12370WO	WO	PCT/US2012/04940	8/2/2012	DNA	Pending	LOOKUP FRONT END INPUT PROCESSOR	
MP12370	MP12370WKR	KR	1026147005800	8/2/2012		12/17/2014	In Force	LOOKUP FRONT END INPUT PROCESSOR
MP12371	MP12371	US	13/7565,767	8/2/2012	8606959	12/10/2013	In Force	Lookup Front End Packet Output Processor
MP12371	MP12371C1	US	14/082,365	12/18/2013	9497117	11/15/2016	In Force	Lookup Front End Packet Output Processor
MP12371	MP12371WO	WO	PCT/US2012/04940	8/2/2012	DNA	Pending	Lookup Front End Output Processor	
MP12371	MP12371WOP	JP	2014-524092	8/2/2012	JP5657840	1/21/2015	In Force	LOOKUP FRONT END PACKET INPUT PROCESSOR
MP12372	MP12372	US	13/565,741	8/2/2012	9391892	7/2/2016	In Force	Method and apparatus for managing transport operations to a cluster within a procedure
MP12372	MP12372	US	13/7565,743	8/2/2012	9319316	4/19/2016	In Force	Method and apparatus for managing transfer of transport operations from a cluster
MP12372	MP12372-3	US	13/765,746	8/2/2012	9526330	12/20/2016	In Force	Method and Apparatus for Assigning Resources Used To Manage Transport Operations
MP12372	MP12372-4	US	13/765,749	8/2/2012	8954700	2/6/2015	In Force	Method and Apparatus for Managing Processing Thread Migration Between Clusters
MP12372	MP12372-4C1	US	14/792,384	1/8/2015	9531690	12/27/2016	In Force	Methods and Apparatus for Managing Processing Thread Migration Between Clusters
MP12373	MP12373	US	13/565,775	8/2/2012	9137340	9/15/2015	In Force	Incremental Update
MP12373	MP12373CN	CN	2012803482910	8/2/2012	ZL20128004	12/7/2018	In Force	Incremental Update of Rules for Packet Classification
MP12373	MP12373DE	DE	102614701438.3	2/5/2014		Pending	Incremental Update Heuristics	

PATENT

REEL: 057897 FRAME: 0520

PATENT
REEL: 057897 FRAME: 0521

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number Issue Date	Status	Title
MP12373	MP12373HK	HK	1411478.2	2/8/2012		Pending	Incremental Update of Rules for Packet Classification
MP12373	MP12373I	US	13/831,232	3/14/2013	9183344	11/0/2015	In Force
MP12373	MP12373WO	WO	PCT/US2012/04940	8/2/2012	DNA	Pending	Incremental Update of Rules for Packet Classification
MP12374	MP12374	US	13/565,735	8/2/2012	9065860	5/23/2015	In Force
MP12374	MP12374-2	US	13/565,736	8/2/2012	8966152	2/24/2015	In Force
MP12375	MP12375	US	13/565,459	8/2/2012	8719331	5/6/2014	In Force
MP12375	MP12375C1	US	14/230,598	3/31/2014	9614462	4/4/2017	In Force
MP12376	MP12376	US	13/565,422	8/2/2012	8477452	6/25/2013	In Force
MP12376	MP12376C1	US	13/901,220	5/23/2013	8995449	3/31/2015	In Force
MP12376	MP12376C1C1	US	14/660,132	3/17/2015	9225643	12/29/2015	In Force
MP12376	MP12376I	US	13/843,353	3/15/2013	8923386	12/20/2014	In Force
MP12376	MP12376I01	US	14/583,968	12/29/2014	9531723	12/27/2016	In Force
MP12376	MP12376WO	WO	PCT/US2012/04938	8/2/2012	DNA	Pending	Lookup Cluster Complex
MP12376	MP12376W0KR	KR	1020147005633	8/2/2012		12/17/2014	In Force
MP12377	MP12377	US	13/210,249	8/29/2011	8798267	8/5/2014	In Force
MP12378	MP12378	US	13/238,485	9/21/2011	8572328	10/23/2013	In Force
MP12378	MP12378C1	US	14/036,920	9/25/2013	8918893	12/23/2014	In Force
MP12379	MP12379	US	13/433,146	3/28/2011	8953606	2/10/2015	In Force
MP12380	MP12380	US	13/397,802	2/15/2012	8873236	10/28/2014	In Force
MP12381	MP12381	US	13/272,975	10/13/2011	9129060	9/8/2015	In Force
MP12381	MP12381C1	US	14/828,884	8/18/2015	9495161	11/15/2016	In Force
MP12382	MP12382	US	13/272,937	10/13/2011	9128769	9/8/2015	In Force
MP12383	MP12383	US	13/274,257	10/17/2011	9465362	10/11/2016	In Force
MP12383	MP12383HK	HK	14109347.5	9/19/2012	1195959	6/5/2018	In Force
MP12383	MP12383WO	WO	PCT/US2012/05605	9/19/2012	DNA	Pending	Processor With Efficient Work Queuing
MP12383	MP12383W0C	CN	2012803564728	9/19/2012	21,20128605	9/29/2017	In Force
MP12383	MP12383W0KR	KR	1020147013222	9/19/2012		7/7/2019	In Force
MP12384	MP12384	US	13/277,613	10/26/2011	8885480	11/1/2014	In Force
MP12385	MP12385	US	13/281,059	10/25/2011	9065826	6/23/2015	In Force
MP12387	MP12387	US	13/280,756	10/25/2011	8850125	9/30/2014	In Force
MP12387	MP12387C1	US	14/466,384	8/22/2014	9569366	2/4/2017	In Force
MP12388	MP12388	US	13/280,738	10/25/2011	8560757	10/5/2013	In Force
MP12388	MP12388C1	US	14/023,953	9/11/2013	8850101	9/30/2014	In Force

Family	IP Right ID	Country	Application Number	Filing Date	Pated Number Issue Date	Status	Title
MP12388	MP12388HK	HK	14109348.4	9/16/2014	119360 4/28/2017	In Force	System And Method To Reduce Memory Access Latencies Using Selective Replication
MP12388	MP12388WO	WO	PCT/US2012/05726	9/25/2012	5/26/2012 DNA	Pending	System And Method To Reduce Memory Access Latencies Using Selective Replication
MP12388	MP12388WOC	CN	20128057867X	9/25/2012	ZL2012805 6/29/2016	In Force	System And Method To Reduce Memory Access Latencies Using Selective Replication
MP12389	MP12389	US	13/281,052	10/25/2011	8855348 10/7/2014	In Force	Word Boundary Lock
MP12389	MP12389C1	US	14/492,557	9/22/2014	9059336 5/16/2015	In Force	Word Boundary Lock
MP12390	MP12390	US	13/280,841	10/25/2011	9115560 12/22/2015	In Force	Multi-Protocol Serdes Phy Apparatus
MP12390	MP12390HK	HK	14109324.0	9/26/2012	1194544 12/8/2017	In Force	Multi-Protocol Serdes Phy Apparatus
MP12390	MP12390WO	WO	PCT/US2012/05727	9/26/2012	DNA	Pending	Multi-Protocol Serdes Phy Apparatus
MP12390	MP12390WOC	CN	201280523925	9/26/2012	ZL20128005 11/9/2016	In Force	Multi-protocol serdes phy apparatus
MP12390	MP12390WOD	DE	1120126044517	9/26/2012		Pending	Multi-Protocol Serdes Phy Apparatus
MP12390	MP12390WOKR	KR	1020147014165	9/26/2012		Pending	MULTI-PROTOCOL SERDES PHY APPARATUS
MP12391	MP12391	US	13/280,768	10/25/2011	8473658 6/25/2013	In Force	Input Output Bridging
MP12391	MP12391C1	US	13/493,750	5/30/2013	8592401 11/7/2013	In Force	Input Output Bridging
MP12392	MP12392	US	13/328,919	12/16/2011	9094333 7/28/2015	In Force	SYSTEMS AND METHODS FOR SENDING AND RECEIVING INFORMATION VIA A NETWORK
MP12392	MP12392C1	US	14/747,790	6/23/2015	9401879 7/26/2016	In Force	SYSTEMS AND METHODS FOR SENDING AND RECEIVING INFORMATION VIA A NETWORK
MP12393	MP12393	US	13/283,252	10/27/2011	9906468 2/27/2018	In Force	Packet Traffic Control In A Network Processor
MP12394	MP12394	US	13/284,289	10/28/2011	9612834 4/4/2017	In Force	Network Processor With Distributed Trace Buffers
MP12395	MP12395	US	13/285,773	10/31/2011	9059345 5/16/2015	In Force	Work Request Processor
MP12395	MP12395C1	US	14/670,334	3/27/2015	9529640 12/27/2016	In Force	Work Request Processor
MP12396	MP12396	US	13/403,697	2/23/2012	889366 11/15/2014	In Force	TOOLS, SYSTEMS, AND METHODS FOR REMOVING CONNECTORS FROM PORTS IN A
MP12397	MP12397	US	13/285,529	10/31/2011	9330802 5/3/2016	In Force	Multi-Core Interconnect In A Network Processor
MP12397	MP12397HK	HK	14109343.9	10/29/2012		Pending	Multi-Core Interconnect In A Network Processor
MP12397	MP12397WO	WO	PCT/US2012/06237	10/29/2012	DNA	Pending	Multi-Core Interconnect In A Network Processor
MP12397	MP12397WOC	CN	201280592395	10/29/2012	ZL20128005 6/21/2019	In Force	Multi-Core Interconnect In A Network Processor
MP12397	MP12397WOD	DE	1120128045513	10/29/2012		Pending	Multi-Core Interconnect In A Network Processor
MP12397	MP12397WOKR	KR	2014539104	10/29/2012		Pending	Multi-Core Interconnect In A Network Processor
MP12397	MP12397WOJP	JP	2017-213851	11/6/2017		Pending	MULTICORE INTERCONNECT IN NETWORK PROCESSOR
MP12397	MP12397WOKR	KR	1020147012490	10/29/2012		Pending	Multicore Interconnect In A Network Processor
MP12398	MP12398	US	13/303,885	11/23/2011	9203805 12/4/2015	In Force	Reverse NFA Generation And Processing
MP12398	MP12398C1	US	14/863,484	9/24/2015	9762544 9/12/2017	In Force	Reverse NFA Generation And Processing
MP12401	MP12401WO	WO	PCT/US2013/03309	3/28/2013	DNA	Pending	Hardware And Software Association And Authentication
MP12402	MP12402	US	13/447,521	4/16/2012	9164813 10/26/2015	In Force	METHOD AND SYSTEM FOR OFFLOADING COPY ON WRITE OPERATIONS
MP12403	MP12403	US	13/481,122	5/25/2012	8989220 3/24/2015	In Force	High Speed Variable Bandwidth Ring-Based System

PATENT

REEL: 057897 FRAME: 0522

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12479	MP12479CN	CN	201410333210	8/28/2014	ZL20141043	3/7/2018	In Force	Method And Apparatus For Compilation Of Finite Automata
MP12479	MP12479HK	HK	15108699.9	8/28/2014		7/5/2019	In Force	Method And Apparatus For Compilation Of Finite Automata
MP12480	MP12480	US	14/015,507	8/30/2013	9335784	5/7/2016	In Force	Clock Distribution Circuit With Distributed Delay Locked Loop
MP12480	MP12480CN	CN	201410338613.3	8/29/2014	ZL20141043	1/23/2018	In Force	Distributed Delay Locked Loop
MP12480	MP12480HK	HK	15107380.5	8/29/2014		Pending	Distributed Delay Locked Loop	
MP12481	MP12481	US	14/142,523	12/27/2013	9508585	11/29/2016	In Force	APPARATUS AND METHOD FOR TIME STAMPING PACKETS ACROSS SEVERAL NODES
MP12482	MP12482	US	14/142,531	12/27/2013	9438539	9/6/2016	In Force	APPARATUS AND METHOD FOR OPTIMIZING THE NUMBER OF ACCESSES TO PAGE-FRAME
MP12483	MP12483	US	14/142,543	12/27/2013	9008584	4/14/2015	In Force	APPARATUS AND METHOD FOR ACCELERATED PAGE LINK LIST PROCESSING IN A PAGE-FRAME
MP12483	MP12483C1	US	14/676,291	4/1/2015	9262359	2/16/2016	In Force	APPARATUS AND METHOD FOR ACCELERATED PAGE LINK LIST PROCESSING IN A PAGE-FRAME
MP12484	MP12484	US	14/142,553	12/27/2013	9736899	2/5/2017	In Force	Method for Storing and Retrieving Packets in High Bandwidth and Low Latency Packets
MP12485	MP12485	US	14/034,200	9/23/2013	9281953	3/8/2016	In Force	SYSTEMS AND METHODS FOR ROUTING MULTICAST PACKETS
MP12486	MP12486	US	14/034,006	9/23/2013	9256891	2/9/2016	In Force	METHOD AND SYSTEM FOR DATA INTEGRITY
MP12487	MP12487	US	14/036,709	9/25/2013	9568342	2/4/2017	In Force	Memory Interface With Integrated Tester
MP12488	MP12488TW	TW	103132756	9/23/2014		Pending	SEMICONDUCTOR WITH VIRTUALIZED COMPUTATION AND SWITCH RESOURCES	
MP12488	MP12488WO	WO	PCT/US2014/05614	9/17/2014	DNA	Pending	SEMICONDUCTOR WITH VIRTUALIZED COMPUTATION AND SWITCH RESOURCES	
MP12489	MP12489	US	14/038,456	9/26/2013	9639476	5/2/2017	In Force	Merged TLB Structure For Multiple Sequential Address Translations
MP12489	MP12489CN	CN	2014104984014	9/25/2014	ZL20141049	2/6/2018	In Force	Merged TLB Structure For Multiple Sequential Address Translations
MP12489	MP12489HK	HK	15107554.2	8/18/2015		Pending	Merged TLB Structure For Multiple Sequential Address Translations	
MP12489	MP12489KR	KR	1020140119272	9/25/2014		1/14/2016	In Force	Merged TLB Structure For Multiple Sequential Address Translations
MP12490	MP12490	US	14/038,383	9/25/2013	9208103	12/8/2015	In Force	Translation Bypass In Multi-Stage Address Translation
MP12490	MP12490CN	CN	201410498013.6	9/25/2014	ZL20141049	6/8/2018	In Force	Translation Bypass In Multi-Stage Address Translation
MP12490	MP12490HK	HK	15108835.0	9/25/2014		8/2/2019	In Force	Translation Bypass In Multi-Stage Address Translation
MP12490	MP12490KR	KR	1020140129264	9/26/2014		2/23/2016	In Force	Translation Bypass In Multi-Stage Address Translation
MP12491	MP12491	US	14/038,189	9/26/2013	9645841	5/5/2017	In Force	Collapsed Address Translation With Multiple Page Sizes
MP12491	MP12491C1	US	15/475,718	3/31/2017	10042773	8/7/2018	In Force	Collapsed Address Translation With Multiple Page Sizes
MP12491	MP12491IDE	DE	102014014076.8	9/25/2014		Pending	Collapsed Address Translation With Multiple Page Sizes	
MP12492	MP12492	US	14/038,225	9/26/2013	9268894	2/23/2016	In Force	Maintenance Of Cache And Tags In A Translation Lookside Buffer
MP12494	MP12494	US	14/040,431	9/27/2013	9507869	11/29/2016	In Force	Dynamically Adjusting Supply Voltage Based On Monitored Chip Temperature
MP12494	MP12494CN	CN	201410503442.8	9/25/2014		Pending	Dynamically Adjusting Supply Voltage Based On Monitored Chip Temperature	
MP12494	MP12494CND1	CN	20181044294.5	9/26/2014		Pending	Dynamically Adjusting Supply Voltage Based On Monitored Chip Temperature	
MP12494	MP12494DE	DE	102014014494.1	9/25/2014		Pending	Dynamically Adjusting Supply Voltage Based On Monitored Chip Temperature	
MP12494	MP12494HK	HK	15107933.3	9/26/2014		Pending	Dynamically Adjusting Supply Voltage Based On Monitored Chip Temperature	
MP12494	MP12494JP	JP	2014-192983	9/22/2014	JP60022728	9/9/2016	In Force	DYNAMIC ADJUSTMENT OF SUPPLY VOLTAGE BASED ON MONITORED CHIP TEMPER
MP12495	MP12495	US	14/046,577	9/27/2013	9413568	8/9/2016	In Force	Method And Apparatus For Calibrating An Input Interface

PATENT

REEL: 057897 FRAME: 0527

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12496	MP12496	US	14/040,563	9/27/2013	9087567	7/21/2015	In Force	Method And Apparatus For Amplifier Offset Calibration
MP12497	MP12497	US	14/040,532	9/27/2013	9495012	11/15/2016	In Force	Method and Apparatus For Reference Voltage Calibration In A Single-Ended Receiver
MP12498	MP12498	US	14/039,846	9/27/2013	9495033	11/8/2016	In Force	Auto-Blow Memory Repair
MP12499	MP12499	US	14/041,961	9/30/2013	9044432	5/26/2015	In Force	Clock Multiplexing And Repeater Network
MP12500	MP12500	US	14/042,111	9/30/2013	9164383	2/16/2016	In Force	SYSTEMS AND METHODS FOR QUALITY-OF-SERVICE FOR LINK AGGREGATION GROUP
MP12501	MP12501	US	14/042,403	9/30/2013	10110393	10/23/2018	In Force	Protocol Switching over Multi-Network Interface
MP12502	MP12502	US	14/045,574	10/3/2013	9390623	7/12/2016	In Force	Method And Apparatus For Conditional Storing Of Data Using A Compare-And-Swap
MP12502	MP12502KR	KR	10-2014-0134486	10/6/2014	101581362	1/14/2016	In Force	Method And Apparatus For Conditional Storing Of Data Using A Compare-And-Swap
MP12503	MP12503	US	14/045,562	10/3/2013	9501443	11/22/2016	In Force	Method And Apparatus For Supporting Wide Operations Using Atomic Sequences
MP12503	MP12503CN	CN	2014105213108	9/30/2014	2120141052	3/23/2018	In Force	Method And Apparatus For Supporting Wide Operations Using Atomic Sequences
MP12503	MP12503HK	HK	151079515	9/30/2014	1207437	7/5/2019	In Force	Method And Apparatus For Supporting Wide Operations Using Atomic Sequences
MP12503	MP12503TW	TW	10313879	9/30/2014	1670648	9/1/2019	In Force	Method And Apparatus For Supporting Wide Operations Using Atomic Sequences
MP12504	MP12504	US	14/045,644	10/3/2013	9281034	3/8/2016	In Force	Data Strobe Generation
MP12505	MP12505	US	14/045,879	10/4/2013	9721677	8/4/2017	In Force	Method and Apparatus for Aligning Signals
MP12506	MP12506	US	14/048,849	10/8/2013	9176880	10/27/2015	In Force	METHOD AND SYSTEM FOR DATA INTEGRITY IN TCAMS
MP12507	MP12507	US	14/051,250	10/16/2013	9253120	2/2/2016	In Force	SYSTEMS AND METHODS FOR HIGH SPEED DATA PROCESSING AT A NETWORK PORT
MP12508	MP12508	US	14/057,815	10/30/2013	9465406	10/1/2016	In Force	TIMERS AND METHODS THEREOF FOR COMPUTING DEVICES
MP12509	MP12509	US	14/080,389	11/14/2013	9323715	4/26/2016	In Force	Method And Apparatus To Represent A Processor Context With Fewer Bits
MP12509	MP12509CN	CN	2014106415662	11/13/2014	2120141064	5/4/2018	In Force	Method And Apparatus To Represent A Processor Context With Fewer Bits
MP12509	MP12509HK	HK	151079506	11/13/2014	1207436	7/12/2019	In Force	Method And Apparatus To Represent A Processor Context With Fewer Bits
MP12509	MP12509KR	KR	1020140157977	11/13/2014	1016595910	1/13/2017	In Force	Method And Apparatus To Represent A Processor Context With Fewer Bits
MP12509	MP12509TW	TW	10313879	11/13/2014	1541661	7/11/2016	In Force	Method And Apparatus To Represent A Processor Context With Fewer Bits
MP12510	MP12510	US	14/083,894	11/19/2013	9363193	6/7/2016	In Force	VIRTUALIZED NETWORK INTERFACE FOR TCP REASSEMBLY BUFFER ALLOCATION
MP12510	MP12510DE	DE	1020140126188	8/22/2014			Pending	Virtualized network interface for TCP reconnection buffer allocation
MP12511	MP12511	US	14/088,032	11/22/2013	9223518	12/29/2015	In Force	METHOD AND SYSTEM FOR REMOTE CACHE DIRECT DATA PLACEMENT
MP12512	MP12512	US	14/151,248	1/9/2014	9058463	6/16/2015	In Force	SYSTEMS AND METHODS FOR SPECIFYING MODELING, IMPLEMENTING AND VERIFYING
MP12512	MP12512TW	TW	103141564	12/1/2014	1633445	9/1/2018	In Force	Systems and methods for specifying, modeling, implementing and verifying IC design
MP12513	MP12513	US	14/105,841	12/15/2013	9313829	4/22/2016	In Force	VIRTUALIZED NETWORK INTERFACE FOR REMOTE DIRECT MEMORY ACCESS OVER C
MP12514	MP12514	US	14/105,827	12/15/2013			Pending	VIRTUALIZED NETWORK INTERFACE FOR REMOTE DIRECT MEMORY ACCESS OVER C
MP12515	MP12515	US	14/140,503	12/25/2013	9373892	5/28/2016	In Force	METHOD AND AN APPARATUS FOR VIRTUALIZATION OF A QUALITY-OF-SERVICE
MP12515	MP12515CN	CN	2014107420206	12/5/2014	2120141074	7/28/2017	In Force	METHOD AND AN APPARATUS FOR VIRTUALIZATION OF A QUALITY-OF-SERVICE
MP12515	MP12515HK	HK	15103376	12/5/2014	1207719B	4/20/2018	In Force	A METHOD AND AN APPARATUS FOR VIRTUALIZATION OF A QUALITY-OF-SERVICE
MP12515	MP12515KR	KR	1020140164241	11/24/2014	1016886481	1/5/2017	In Force	A METHOD AND AN APPARATUS FOR VIRTUALIZATION OF A QUALITY-OF-SERVICE
MP12515	MP12515TW	TW	103137163	10/28/2014	1571076	2/1/2017	In Force	A METHOD AND AN APPARATUS FOR VIRTUALIZATION OF A QUALITY-OF-SERVICE

Family	IP Right ID	Country	Application Number	Filing Date	Pated Number	Issue Date	Status	Title
MP12516	MP12516	US	14/140,428	12/25/2013	9306916	4/5/2016	In Force	SYSTEM AND A METHOD FOR A REMOTE DIRECT MEMORY ACCESS OVER CONVERGE
MP12517	MP12517	US	14/140,424	12/25/2013	9977737	5/22/2018	In Force	METHOD AND AN APPARATUS FOR MEMORY ADDRESS ALIGNMENT
MP12517	MP12517CN	CN	20140756095X	12/16/2014	ZL20141075	8/2/2019	Pending	A METHOD AND AN APPARATUS FOR MEMORY ADDRESS ALIGNMENT
MP12517	MP12517HK	HK	15109030.6	12/16/2014				
MP12517	MP12517TW	TW	103137161	10/28/2014	1627519	5/21/2018	In Force	A METHOD AND AN APPARATUS FOR MEMORY ADDRESS ALIGNMENT
MP12518	MP12518	US	14/140,585	12/25/2013	9665508	5/30/2017	In Force	METHOD AND AN APPARATUS FOR CONVERTING INTERRUPTS INTO SCHEDULED EVENTS
MP12519	MP12519	US	14/141,076	12/26/2013	9390209	7/12/2016	In Force	SYSTEM FOR AND METHOD OF COMBINING CMOS INVERTERS OF MULTIPLE DRIVE STATIONS
MP12520	MP12520	US	14/141,096	12/26/2013	9443653	5/13/2016	In Force	SYSTEM FOR AND METHOD OF PLACING CLOCK STATIONS USING VARIABLE DRIVE STATIONS
MP12521	MP12521	US	14/141,104	12/26/2013	9305129	4/5/2016	In Force	SYSTEM FOR AND METHOD OF TUNING CLOCK NETWORKS CONSTRUCTED USING VARIABLE DRIVE STATIONS
MP12521	MP12521HK	HK	15107952.4	8/18/2015			Pending	SYSTEM AND METHOD FOR TUNING CLOCK NETWORKS
MP12521	MP12521JP	JP	2014-263371	12/25/2014	JP6544923	6/28/2019	In Force	SYSTEM AND METHOD OF TUNING CLOCK NETWORKS CONSTRUCTED USING VARIABLE DRIVE STATIONS
MP12521	MP12521KR	KR	1020140191072	12/26/2014			Pending	SYSTEM FOR AND METHOD OF TUNING CLOCK NETWORKS CONSTRUCTED USING VARIABLE DRIVE STATIONS
MP12521	MP12521TW	TW	103145439	12/25/2014	1661325	6/1/2019	In Force	SYSTEM FOR AND METHOD OF TUNING CLOCK NETWORKS CONSTRUCTED USING VARIABLE DRIVE STATIONS
MP12522	MP12522	US	14/142,511	12/27/2013	9620243	4/1/2017	In Force	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522CN	CN	20140838433.4	12/29/2014	ZL20141083	8/9/2019	In Force	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522D1	US	15/446,259	3/4/2017	9952799	4/24/2018	In Force	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522D2	US	15/446,297	3/4/2017	9952800	4/24/2018	In Force	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522E21	US	15/923,851	3/16/2018			Pending	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522HK	HK	15111512.9	12/29/2014			Pending	A MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12522	MP12522JP	JP	2014-263373	12/25/2014			Pending	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522KR	KR	1020140191978	12/29/2014			Pending	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12522	MP12522TW	TW	103145450	12/25/2014	1659363	5/11/2019	In Force	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12523	MP12523	US	14/142,497	12/27/2013	9548945	1/7/2017	In Force	MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12523	MP12523CN	CN	20140838063.4	12/28/2014	ZL20140838	8/9/2019	In Force	MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12523	MP12523HK	HK	15111519.2	12/29/2014			Pending	METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE
MP12523	MP12523JP	JP	2014-263372	12/25/2014	JP6556450	7/9/2019	In Force	A MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12523	MP12523KR	KR	1020140192064	12/29/2014			Pending	A MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12523	MP12523TW	TW	103145445	12/25/2014	1661702	6/1/2019	In Force	A MATRIX OF ON-CHIP ROUTERS INTERCONNECTING A PLURALITY OF PROCESSING ELEMENTS
MP12524	MP12524	CN	201407568006	12/10/2014	ZL20141075	11/23/2018	In Force	LOCK-ASIDE PROCESSOR UNIT WITH INTERNAL AND EXTERNAL ACCESS FOR MULTIPLE
MP12524	MP12524HK	HK	15108374.2	12/10/2014			Pending	LOCK-ASIDE PROCESSOR UNIT WITH INTERNAL AND EXTERNAL ACCESS FOR MULTIPLE
MP12524	MP12524KR	KR	1020140160344	11/17/2014			Pending	LOCK-ASIDE PROCESSOR UNIT WITH INTERNAL AND EXTERNAL ACCESS FOR MULTIPLE
MP12524	MP12524TW	TW	103137160	10/28/2014	1652623	3/1/2019	In Force	LOCK-ASIDE PROCESSOR UNIT WITH INTERNAL AND EXTERNAL ACCESS FOR MULTIPLE
MP12525	MP12525	US	14/141,881	12/27/2013	9463833	10/4/2016	In Force	Apparatus and Method for interrupt Collecting and Reporting Status and Delivery inf

PATENT
REEL: 057897 FRAME: 0528

Family	IP Right ID	Country	Application Number	Filing Date	Pated Number Issue Date	Status	Title
MP12526	MP12526	US	14/143,526	12/30/2013	9419943	8/6/2016	In Force Method And Apparatus For Processing Of Finite Automata
MP12526	MP12526CN	CN	20140932859X	8/28/2014	ZL20141043	6/5/2018	In Force Method And Apparatus For Processing Of Finite Automata
MP12526	MP12526HK	HK	15112773.1	8/28/2014	1212119	8/2/2019	In Force Method And Apparatus For Processing Of Finite Automata
MP12527	MP12527	US	14/144,260	12/30/2013	9880844	1/30/2018	In Force METHOD AND APPARATUS FOR PARALLEL AND CONDITIONAL DATA MANIPULATION
MP12527	MP12527CN	CN	201409431994	12/30/2014	ZL20141084	5/28/2019	In Force Method and apparatus for parallel and conditional data manipulation in software def
MP12527	MP12527HK	HK	15109646.2	12/30/2014		Pending	METHOD AND APPARATUS FOR PARALLEL AND CONDITIONAL DATA MANIPULATION
MP12527	MP12527JP	JP	2014-167000	12/29/2014	6537823	5/4/2019	In Force METHOD AND APPARATUS FOR PARALLEL AND CONDITIONAL DATA MANIPULATION
MP12527	MP12527KR	KR	1020140194027	12/30/2014		Pending	METHOD AND APPARATUS FOR PARALLEL AND CONDITIONAL DATA MANIPULATION
MP12528	MP12528	US	14/144,270	12/30/2013	9379963	5/28/2016	In Force APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528CN	CN	201410843934.1	12/30/2014		Pending	APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528D1	US	15/1591,810	5/27/2016	10109273	6/26/2018	In Force APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528HK	HK	15111520.9	12/30/2014		Pending	APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528JP	JP	2014-267001	12/29/2014	6537824	6/7/2019	In Force APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528KR	KR	1020140194209	12/30/2014		Pending	APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12528	MP12528TW	TW	103145662	12/26/2014	661695	6/4/2019	In Force APPARATUS AND METHOD OF GENERATING LOOKUPS AND MAKING DECISIONS FOR
MP12529	MP12529	US	14/145,374	12/31/2013	9275336	3/1/2016	In Force METHOD AND SYSTEM FOR SKIPPING OVER GROUP(S) OF RULES BASED ON SKIP GR
MP12530	MP12530	US	14/145,918	12/31/2013	9544402	1/10/2017	In Force MULTI-RULE APPROACH TO ENCODING A GROUP OF RULES
MP12534	MP12534	US	14/150,622	1/8/2014	10447823	10/5/2019	In Force PACKET PARSING ENGINE
MP12534	MP12534WO	WO	PCT/US2015/010284	1/6/2015		Pending	PACKET PARSING ENGINE
MP12535	MP12535	US	14/150,550	1/8/2014	9307057	4/5/2016	In Force METHODS AND SYSTEMS FOR RESOURCE MANAGEMENT IN A SINGLE INSTRUCTION
MP12536	MP12536	US	14/150,550	1/8/2014	9268855	2/13/2016	In Force PROCESSING REQUEST KEYS BASED ON A KEY SIZE SUPPORTED BY UNDERLYING PRO
MP12537	MP12537	US	14/150,572	1/8/2014	9432284	8/30/2016	In Force METHOD AND APPARATUS FOR COMPILING SEARCH TREES FOR PROCESSING REQUE
MP12538	MP12538	US	14/150,761	1/8/2014	9667446	5/30/2017	In Force CONDITION CODE APPROACH FOR COMPARING RULE AND PACKET DATA THAT ARE
MP12539	MP12539TW	TW	104100216	1/6/2015	1593256	7/11/2017	In Force METHODS AND SYSTEMS FOR FLEXIBLE PACKET CLASSIFICATION
MP12539	MP12539WO	WO	PCT/US2015/010277	1/6/2015		Pending	METHODS AND SYSTEMS FOR FLEXIBLE PACKET CLASSIFICATION
MP12540	MP12540	US	14/150,664	1/8/2014	9515926	12/6/2016	In Force FLOATING MASK GENERATION FOR NETWORK PACKET FLOW
MP12541	MP12541	US	14/150,635	1/8/2014	10284690	5/7/2019	In Force METHODS AND SYSTEMS FOR DISTRIBUTION OF PACKETS AMONG PARSING CLUSTER
MP12543	MP12543	US	14/152,817	1/10/2014	9647347	5/9/2017	In Force BLOCK MASK REGISTER KEY PROCESSING BY COMPILING DATA STRUCTURES TO TRA
MP12544	MP12544	US	14/165,100	1/27/2014	9454305	9/27/2016	In Force METHOD AND SYSTEM FOR MANAGING STORAGE RESERVATION
MP12545	MP12545	US	14/166,082	1/28/2014	9378036	5/28/2016	In Force METHOD AND SYSTEM FOR COMMUNICATION IN A VIRTUAL MACHINE ENVIRONME
MP12546	MP12546	US	14/169,830	1/31/2014	9602532	3/21/2017	In Force Methods And Apparatus For Optimizing Finite Automata Processing
MP12546	MP12546KR	KR	10-2014-0113945	8/29/2014	101633649	5/21/2016	In Force Methods And Apparatus For Optimizing Finite Automata Processing Based On A Top Of Stack (TOS) Memory
MP12547	MP12547	US	14/169,367	1/31/2014	9904630	2/27/2018	In Force Finite Automata Processing Based On A Top Of Stack (TOS) Memory

PATENT

REEL: 057897 FRAME: 0529

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number Issue Date	Status	Title
MP12547	MP12547CN	CN	201410432877	8/28/2014	ZL20141043	9/25/2018	In Force Finite Automata Processing Based On A Top Of Stack (TOS) Memory
MP12547	MP12547HK	HK	16101361.1	8/28/2014		Pending	Finite Automata Processing Based On A Top Of Stack (TOS) Memory
MP12548	MP12548	US	14/170,955	2/3/2014		Pending	METHOD AND AN APPARATUS FOR WORK PACKET QUEUING, SCHEDULING, AND OR
MP12548	MP12548WO	WO	PCT/US2015/14149	2/2/2015		Pending	METHOD AND AN APPARATUS FOR WORK PACKET QUEUING, SCHEDULING, AND OR
MP12549	MP12549	US	14/171,108	2/3/2014	9838471	12/5/2017	In Force METHOD AND AN APPARATUS FOR WORK REQUEST ARBITRATION IN A NETWORK
MP12549	MP12549WO	WO	PCT/US2015/14143	2/2/2015		Pending	METHOD AND AN APPARATUS FOR WORK REQUEST ARBITRATION IN A NETWORK
MP12550	MP12550	US	14/171,290	2/3/2014	9811467	11/7/2017	In Force METHOD AND AN APPARATUS FOR PRE-FETCHING AND PROCESSING WORK FOR PRE-FETCHING AND PROCESSING WORK FOR Processor core
MP12550	MP12550WO	WO	PCT/US2015/01411	2/2/2015		Pending	A METHOD AND AN APPARATUS FOR PRE-FETCHING AND PROCESSING WORK FOR Processor core
MP12550	MP12550WC	CN	201580003167.6	2/2/2015		Pending	A method and an apparatus for pre-fetching and processing work for processor core
MP12551	MP12551C1	US	15/601,493	5/22/2017	10404623	9/3/2019	In Force Multiple Ethernet Ports And Port Types Using A Shared Data Path
MP12551	MP12551CN	CN	201510672689.3	2/11/2015	104889176E	4/2/2019	In Force Multiple Ethernet Ports and Port Types Using a Shared Data Path
MP12551	MP12551HK	HK	1510883.2	2/11/2015		Pending	Multiple Ethernet Ports and Port Types Using a Shared Data Path
MP12551	MP12551KR	KR	10-2015-Q023450	2/16/2015	101684658	10/4/2016	In Force Multiple Ethernet Ports and Port Types Using a Shared Data Path
MP12551	MP12551TW	TW	104103687	2/4/2015	1551101	9/24/2016	In Force AN INTERFACE UNIT BASED ON MULTIPLE ETHERNET PORTS AND PORT TYPES USING
MP12552	MP12552	US	14/630,554	2/24/2015	9712326	8/8/2017	In Force APPARATUS AND METHOD FOR SOFTWARE ENABLED ACCESS TO PROTECTED HARD
MP12552	MP12552CN	CN	201510172120.4	2/25/2015		Pending	APPARATUS AND METHOD FOR SOFTWARE ENABLED ACCES TO PROTECTED HARD
MP12552	MP12552HK	HK	15114568.5	2/25/2015		Pending	APPARATUS AND METHOD FOR SOFTWARE ENABLED ACCES TO PROTECTED HARD
MP12552	MP12552TW	TW	104105809	2/24/2015	1633453	8/21/2018	In Force APPARATUS AND METHOD FOR SOFTWARE ENABLED ACCES TO PROTECTED HARD
MP12553	MP12553	US	14/691,163	2/28/2014	9431105	8/8/2016	In Force Method And Apparatus For Memory Access Management
MP12554	MP12554	US	14/192,100	2/27/2014	9490968	11/8/2016	In Force CDR Voter With Improved Frequency Offset Tolerance
MP12555	MP12555	US	14/194,949	2/28/2014	9431288	8/30/2016	In Force System On Chip Link Layer Protocol
MP12556	MP12556	US	14/193,793	2/28/2014	9471416	10/8/2016	In Force Partitioned Error Code Computation
MP12557	MP12557	US	14/193,933	2/28/2014	9391938	7/19/2016	In Force Packet Scheduling In A Network Processor
MP12557	MP12557TW	TW	104105253	2/16/2015	1559706	11/1/2016	In Force Packet Scheduling In A Network Processor
MP12557	MP12557WO	WO	PCT/US2014/07282	12/30/2014		Pending	Packet Scheduling In A Network Processor
MP12557	MP12557WOC	CN	201480076494.X	12/30/2014	ZL20148607	4/20/2018	In Force Packet Scheduling In A Network Processor
MP12558	MP12558	US	14/193,895	2/28/2014	9680742	6/5/2017	In Force Packet Output Processing
MP12558	MP12558TW	TW	104104215	2/9/2015	1566551	1/1/2017	In Force Packet Output Processing
MP12560	MP12560	US	14/193,899	2/28/2014	9483100	11/4/2016	In Force Method And Apparatus For Power Gating Hardware Components In A Chip Device
MP12560	MP12560CN	CN	201510664815.0	2/5/2015	ZL20151006	5/4/2018	In Force Methods And Apparatus For Power Gating Hardware Components In A Chip Device
MP12560	MP12560HK	HK	15114567.6	6/2/2015	1710879	7/2/2019	In Force Method And Apparatus For Power Gating Hardware Components In A Chip Device
MP12560	MP12560TW	TW	104105811	2/24/2015	1618355	3/1/2018	In Force Method And Apparatus For Power Gating Hardware Components In A Chip Device
MP12561	MP12561	US	14/194,938	2/28/2014	9559393	1/31/2017	In Force Packet Shaping In A Network Processor

PATENT

REEL: 057897 FRAME: 0530

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number Issue Date	Status	Title
MP12561	MP12561TW	TW	104104959	2/13/2015	1668975	8/11/2019	In Force Circuit and method for packet shaping in a network processor
MP12561	MP12561WO	WO	PCT/US2014/07283	12/30/2014			Pending Packet Shaping In A Network Processor
MP12561	MP12561WOC	CN	201480076493.5	12/30/2014	ZL20148607	7/7/3/2018	In Force Packet Shaping In A Network Processor
MP12562	MP12562	US	14/193,658	2/28/2014	95889520	3/7/2017	In Force METHOD AND SYSTEM FOR PORT TRUNKING
MP12564	MP12564	US	14/201,594	3/7/2014	9529552	12/7/2016	In Force Method And Apparatus For Memory Allocation In A Multi-Node System
MP12564	MP12564HK	HK	17104455.1	12/30/2014			Pending Method And Apparatus For Memory Allocation In A Multi-Node System
MP12564	MP12564TW	TW	104104117	2/9/2015	1519953	2/1/2016	In Force Method And Apparatus For Memory Allocation In A Multi-Node System
MP12564	MP12564WO	WO	PCT/US2014/07280	12/30/2014			Pending Method And Apparatus For Memory Allocation In A Multi-Node System
MP12564	MP12564WOC	CN	201480076878.1	12/30/2014	ZL20148007	3/1/2019	In Force Method and apparatus for memory allocation in multi-node system
MP12565	MP12565	US	14/701,513	3/7/2014	9372800	6/21/2016	In Force Inter-Chip Interconnect Protocol For A Multi-Chip System
MP12565	MP12565TW	TW	104107158	3/6/2015	1541649	7/21/2016	In Force Pending Method And System For Ordering I/O Access In A Multi-Node Environment
MP12566	MP12566TW	TW	104105256	2/16/2015	1547870	9/1/2016	In Force Method And System For Ordering I/O Access In A Multi-Node Environment
MP12567	MP12567	US	14/701,541	3/7/2014	9411644	8/9/2016	In Force Method And System For Work Scheduling In A Multi-Chip System
MP12567	MP12567D1	US	15/400,587	7/1/2016	10163080	1/1/2019	In Force Method For Work Scheduling In A Multi-Chip System
MP12567	MP12567TW	TW	104105255	2/16/2015	1543673	7/21/2016	In Force Method And System For Work Scheduling In A Multi-Chip System
MP12569	MP12569	US	14/230,768	3/31/2014	9384008	7/5/2016	In Force METHOD AND SYSTEM FOR OPERATING SYSTEM RECOVERY FROM A NETWORK DEW
MP12571	MP12571	US	14/252,330	4/14/2014	9438661	9/6/2016	In Force Processing Of Finite Automata Based On A Node Cache
MP12572	MP12572	US	14/252,299	4/14/2014	10110558	10/7/2018	In Force Processing Of Finite Automata Based On Memory Hierarchy
MP12573	MP12573	US	14/752,354	4/14/2014	9823895	11/11/2017	In Force Memory Management For Finite Automata Processing
MP12574	MP12574	US	14/252,393	4/14/2014	1000326	8/19/2018	In Force Compilation Of Finite Automata Based On Memory Hierarchy
MP12574	MP12574CN	CN	201410334020	8/28/2014	2120141043	11/13/2018	In Force Compilation Of Finite Automata Based On Memory Hierarchy
MP12574	MP12574HK	HK	16101603.7	8/28/2014			Pending Compilation Of Finite Automata Based On Memory Hierarchy
MP12575	MP12575	US	14/188,121	5/27/2014	9355206	5/31/2016	In Force SYSTEM AND METHOD FOR AUTOMATED FUNCTIONAL COVERAGE GENERATION AND SYSTEMS AND METHODS FOR MANAGING DIRECT MEMORY ACCESS OPERATIONS
MP12575	MP12575TW	TW	104108422	3/17/2015	1627547	6/21/2018	In Force System and method for automated functional coverage generation and management
MP12576	MP12576	US	14/464,927	4/29/2014	9483290	11/1/2016	In Force METHOD AND SYSTEM FOR VIRTUAL MACHINE COMMUNICATION
MP12577	MP12577	US	14/264,957	4/29/2014	922393	1/5/2016	In Force SYSTEMS AND METHODS FOR MANAGING DIRECT MEMORY ACCESS OPERATIONS
MP12578	MP12578	US	14/310,552	6/16/2014	9294867	3/22/2016	In Force SYSTEMS AND METHODS FOR ENABLING ACCESS TO EXTENSIBLE STORAGE DEVICES
MP12578	MP12578-4	US	14/496,916	9/25/2014	9819739	11/14/2017	In Force SYSTEMS AND METHODS FOR SUPPORTING MIGRATION OF VIRTUAL MACHINES ACC
MP12578	MP12578-5	US	14/537,758	11/10/2014	9430268	8/30/2016	In Force SYSTEMS AND METHODS FOR SUPPORTING HOT PLUGGING OF REMOTE STORAGE DEVICES
MP12578	MP12578-1	US	15/041,892	2/1/2016	9529773	12/27/2016	In Force SYSTEMS AND METHODS FOR ENABLING ACCESS TO EXTENSIBLE REMOTE STORAGE DEVICES
MP12578	MP12578TW	TW	104106790	3/4/2015	1621023	4/1/2018	In Force SYSTEMS AND METHODS FOR SUPPORTING HOT PLUGGING OF REMOTE STORAGE DEVICES
MP12578	MP12578TW-5	TW	104106793	3/4/2015	1637613	10/1/2018	In Force SYSTEMS AND METHODS FOR ENABLING ACCESS TO EXTENSIBLE STORAGE DEVICES
MP12578	MP12578TW-5	TW	104111571	4/10/2015	1647573	1/1/2019	In Force Systems and methods for supporting migration of virtual machines accessing remote

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12579	MP12579	US	14/789,533	5/28/2014			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12579	MP12579CN	CN	201510257762.2	5/19/2015			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12579	MP12579HK	HK	16108825.3	5/19/2015			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12579	MP12579IN	IN	835/DEL/2015	3/25/2015			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12579	MP12579JP	JP	2015-107430	5/27/2015			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12579	MP12579KR	KR	1020150073195	5/25/2015			Pending	METHOD AND APPARATUS FOR FLEXIBLE AND EFFICIENT ANALYTICS IN A NETWORK
MP12580	MP12580	US	14/789,543	5/28/2014	9773636	9/6/2017	In Force	METHOD AND APPARATUS FOR TABLE AGING IN A NETWORK SWITCH
MP12580	MP12580CN	CN	2015102546804	5/18/2015			Pending	METHOD AND APPARATUS FOR TABLE AGING IN A NETWORK SWITCH
MP12580	MP12580I	US	15/675,336	8/11/2017	10216780	2/16/2019	In Force	METHOD AND APPARATUS FOR TABLE AGING IN A NETWORK SWITCH
MP12580	MP12580HK	HK	16108827.1	5/18/2015			Pending	METHOD AND APPARATUS FOR TABLE AGING IN A NETWORK SWITCH
MP12581	MP12581	US	14/723,858	5/28/2015	9571279	2/14/2017	In Force	SYSTEMS AND METHODS FOR SECURED BACKUP OF HARDWARE SECURITY MODULES
MP12581	MP12581TW	TW	104119512	5/17/2015	1632797	8/11/2018	In Force	SYSTEMS AND METHODS FOR SECURED BACKUP OF HARDWARE SECURITY MODULES
MP12582	MP12582	US	14/302,351	5/11/2014	9413357	3/9/2016	In Force	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND A METHOD THEREOF
MP12582	MP12582CN	CN	2015103201878	5/11/2015			Pending	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND A METHOD THEREOF
MP12582	MP12582D1	US	15/202,428	7/5/2016	10038448	7/31/2018	In Force	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND A METHOD THEREOF
MP12582	MP12582D2	US	16/019,780	6/27/2018			Pending	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND A METHOD THEREOF
MP12582	MP12582HK	HK	16108821.5	6/11/2015			Pending	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND A METHOD THEREOF
MP12582	MP12582TW	TW	104112176	4/16/2015	1636476	4/11/2019	In Force	HIERARCHICAL STATISTICALLY MULTIPLEXED COUNTERS AND ARCHITECTURE, METHOD
MP12583	MP12583CN	CN	201510253417.3	5/18/2015			Pending	COUNTER WITH OVERFLOW FIFO AND A METHOD THEREOF
MP12583	MP12583HK	HK	16108826.2	5/18/2015			Pending	COUNTER WITH OVERFLOW FIFO AND A METHOD THEREOF
MP12584	MP12584	US	14/301,706	6/12/2014	9423980	8/23/2016	In Force	METHODS AND SYSTEMS FOR AUTOMATICALLY ADDING INTELLIGENT STORAGE ADA
MP12585	MP12585	US	14/309,559	6/18/2014	9635146	4/25/2017	In Force	METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585C1	US	15/457,970	3/13/2017			Pending	METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585CN	CN	2015102724093	5/25/2015			Pending	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585EP	EP	1517929.0	5/19/2015	2958287	6/19/2019	In Force	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585EPDE	DE	1517929.0	5/19/2015	6020150302	6/19/2019	In Force	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585HK	HK	16108824.4	5/25/2015			Pending	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585KR	KR	1020150086042	6/17/2015			Pending	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12585	MP12585TW	TW	10411755	4/13/2015	1664843	7/1/2019	In Force	A METHOD OF USING BIT VECTORS TO ALLOW EXPANSION AND COLLAPSE OF HEADER
MP12586	MP12586	US	14/309,726	6/19/2014	9516145	12/6/2016	In Force	METHOD OF EXTRACTING DATA FROM PACKETS AND AN APPARATUS THEREOF
MP12586	MP12586CN	CN	201510236939.2	5/11/2015			Pending	A METHOD OF EXTRACTING DATA FROM PACKETS AND AN APPARATUS THEREOF
MP12586	MP12586HK	HK	16108829.9	5/11/2015			Pending	A METHOD OF EXTRACTING DATA FROM PACKETS AND AN APPARATUS THEREOF
MP12586	MP12586JP	JP	2015-122563	6/18/2015			Pending	A METHOD OF EXTRACTING DATA FROM PACKETS AND AN APPARATUS THEREOF
MP12586	MP12586KR	KR	1020150087785	6/19/2015			Pending	A METHOD OF EXTRACTING DATA FROM PACKETS AND AN APPARATUS THEREOF

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12587	MP12587	US	14/309,802	6/19/2014	9,628,385	4/18/2017	In Force	METHOD OF IDENTIFYING INTERNAL DESTINATIONS OF NETWORK PACKETS AND AN APPARATUS THEREFOR
MP12587	MP12587C1	US	15/457,559	3/13/2017	10,397,113	8/27/2019	In Force	METHOD OF IDENTIFYING INTERNAL DESTINATIONS OF NETWORK PACKETS AND AN APPARATUS THEREFOR
MP12587	MP12587CN	CN	2015102296103	5/7/2015		Pending	METHOD OF IDENTIFYING INTERNAL DESTINATIONS OF NETWORK PACKETS AND AN APPARATUS THEREFOR	
MP12588	MP12588HK	HK	16108833.5	5/7/2015		Pending	A METHOD OF IDENTIFYING INTERNAL DESTINATIONS OF NETWORK PACKETS AND AN APPARATUS THEREFOR	
MP12588	MP12588C1	US	15/653,021	7/18/2017		Pending	METHOD OF DYNAMICALLY RENUMBERING PORTS AND AN APPARATUS THEREFOR	
MP12588	MP12588J	US	14/309,773	6/19/2014	10,056,833	8/14/2018	In Force	METHOD OF REDUCING LATENCY IN A FLEXIBLE PARSER AND AN APPARATUS THEREFOR
MP12588	MP12588CN	CN	2015102297708	5/7/2015		Pending	METHOD OF REDUCING LATENCY IN A FLEXIBLE PARSER AND AN APPARATUS THEREFOR	
MP12589	MP12589HK	HK	1610882.4	5/7/2015		Pending	METHOD OF REDUCING LATENCY IN A FLEXIBLE PARSER AND AN APPARATUS THEREFOR	
MP12590	MP12590	US	14/309,763	6/19/2014		Pending	METHOD OF HANDLING LARGE PROTOCOL LAYERS FOR CONFIGURABLE EXTRACTION	
MP12590	MP12590CN	CN	2015102297799	5/7/2015		Pending	METHOD OF HANDLING LARGE PROTOCOL LAYERS FOR CONFIGURABLE EXTRACTION	
MP12590	MP12590HK	HK	1610880.6	5/7/2015		Pending	A METHOD OF HANDLING LARGE PROTOCOL LAYERS FOR CONFIGURABLE EXTRACTION	
MP12591	MP12591	US	14/309,739	6/19/2014	9438703	9/6/2016	In Force	METHOD OF FORMING A HASH INPUT FROM PACKET CONTENTS AND AN APPARATUS THEREFOR
MP12591	MP12591CN	CN	2015102367984	5/11/2015		Pending	A METHOD OF FORMING A HASH INPUT FROM PACKET CONTENTS AND AN APPARATUS THEREFOR	
MP12591	MP12591HK	HK	16108828.0	5/11/2015		Pending	A METHOD OF FORMING A HASH INPUT FROM PACKET CONTENTS AND AN APPARATUS THEREFOR	
MP12591	MP12591JP	JP	2015-122564	6/18/2015		Pending	METHOD OF FORMING HASH INPUT FROM PACKET CONTENTS, AND APPARATUS THEREFOR	
MP12591	MP12591KR	KR	1020150687830	6/19/2015		Pending	METHOD OF FORMING A HASH INPUT FROM PACKET CONTENTS AND AN APPARATUS THEREFOR	
MP12592	MP12592	US	14/309,579	6/19/2014	9531849	12/7/2016	In Force	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR
MP12592	MP12592CN	CN	20151022764264	5/28/2015		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12592	MP12592EP	EP	1517935.7	6/19/2015		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12592	MP12592HK	HK	1610882.6	7/26/2016		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12592	MP12592IN	IN	841/DEL/2015	3/26/2015		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12592	MP12592JP	JP	2015-122562	6/18/2015		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12592	MP12592KR	KR	1020150686078	6/17/2015		Pending	METHOD OF SPLITTING A PACKET INTO INDIVIDUAL LAYERS FOR MODIFICATION AND APPARATUS THEREFOR	
MP12593	MP12593	US	14/309,650	6/19/2014	9531848	12/7/2016	In Force	METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION
MP12593	MP12593CN	CN	2015102276703	5/25/2015		Pending	A METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION	
MP12593	MP12593EP	EP	1517917.5	6/19/2015	2958286	5/1/2019	In Force	A METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION
MP12593	MP12593EPDE	DE	1517917.5	6/19/2015	6026150291	5/1/2019	In Force	A METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION
MP12593	MP12593HK	HK	16108824.2	5/25/2015		Pending	A METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION	
MP12593	MP12593IN	IN	847/DEL/2015	3/26/2015		Pending	A METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION	
MP12593	MP12593JP	JP	2015-122561	6/18/2015		Pending	METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION	
MP12594	MP12594KR	KR	1020150684526	6/15/2015		Pending	METHOD OF USING GENERIC MODIFICATION INSTRUCTIONS TO ENABLE FLEXIBLE METHODS OF GENERIC MODIFICATION	
MP12594	MP12594	US	14/309,533	6/19/2014	9497294	11/15/2016	In Force	METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A PACKET

PATENT

REEL: 057897 FRAME: 0533

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12594	MP12594CN	CN	201510272163-X	5/25/2015			Pending	A METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A P
MP12594	MP12594EP	EP	15172911.8	6/19/2015	2958496	3/27/2019	In Force	A METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A P
MP12594	MP12594HK	HK	16108736.3	4/26/2016			Pending	A METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A P
MP12594	MP12594IN	IN	835/D51/2015	3/25/2015			Pending	A METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A P
MP12594	MP12594JP	JP	2015-122560	6/18/2015			Pending	METHOD AND DEVICE FOR IDENTIFYING STRUCTURE OF PACKET BY USING UNIQUE
MP12594	MP12594KR	KR	102015608363.1	6/12/2015			Pending	METHOD OF USING A UNIQUE PACKET IDENTIFIER TO IDENTIFY STRUCTURE OF A P
MP12595	MP12595	US	14/309,619	6/19/2014	9473601	10/18/2016	In Force	METHOD OF REPRESENTING A GENERIC FORMAT HEADER USING CONTINUOUS BYT
MP12595	MP12595CN	CN	2015102724360	5/25/2015			Pending	A METHOD OF REPRESENTING A GENERIC FORMAT HEADER USING CONTINUOUS BY
MP12595	MP12595HK	HK	16107161.0	5/25/2015			Pending	A METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT HEADER USING CONTINUOUS BY
MP12596	MP12596	US	14/309,603	6/19/2014	9961167	5/1/2018	In Force	METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12596	MP12596CN	CN	2015102765838	5/26/2015			Pending	Method of modifying packets to a generic format for enabling programmable netwic
MP12596	MP12596EP	EP	15173942.3	6/19/2015	2958388	5/1/2019	In Force	A METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12596	MP12596EPDE	DE	15172842.3	6/19/2015	6020150291	5/1/2019	In Force	A METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12596	MP12596HK	HK	16108833.3	5/26/2015			Pending	A METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12596	MP12596IN	IN	834/15EL/2015	3/25/2015			Pending	A METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12596	MP12596JP	JP	2015-122559	6/18/2015			Pending	Method of modifying packets to a generic format for enabling programmable medic
MP12596	MP12596KR	KR	1020156084520	6/15/2015			Pending	METHOD OF MODIFYING PACKETS TO A GENERIC FORMAT FOR ENABLING PROGR
MP12598	MP12598	US	14/312,130	6/23/2014	9436554	9/6/2016	In Force	METHODS AND SYSTEMS FOR PROCESSING TASK MANAGEMENT FUNCTIONS IN A CL
MP12600	MP12600	US	14/325,841	7/8/2014	9785483	10/10/2017	In Force	Engine Architecture For Processing Finite Automata
MP12600	MP12600C1	US	15/703,538	9/13/2017	10469664	11/15/2019	In Force	Engine Architecture For Processing Finite Automata
MP12600	MP12600CN	CN	2014104323187	8/28/2014	2120141043	3/1/2019	In Force	Engine Architecture For Processing Finite Automata
MP12600	MP12600HK	HK	15107653.6	8/28/2014			Pending	Engine Architecture For Processing Finite Automata
MP12601	MP12601	US	14/663,912	3/26/2015	9692560	6/27/2017	In Force	METHODS AND SYSTEMS FOR RELIABLE NETWORK COMMUNICATION
MP12602	MP12602	US	14/328,951	7/11/2014			Pending	MANAGING INSTRUCTION ORDER IN A PROCESSOR PIPELINE
MP12602	MP12602TW	TW	104114885	5/8/2015	1658407	5/1/2019	In Force	MANAGING INSTRUCTION ORDER IN A PROCESSOR PIPELINE
MP12603	MP12603	US	14/328,923	7/13/2014			Pending	MANAGING INSTRUCTION ORDER IN A PROCESSOR PIPELINE
MP12603	MP12603TW	TW	104110835	4/2/2015	1659357	5/1/2019	In Force	MANAGING INSTRUCTION ORDER IN A PROCESSOR PIPELINE
MP12603	MP12603TW1	TW	108111905	4/2/2015			Pending	MANAGING INSTRUCTION ORDER IN A PROCESSOR PIPELINE
MP12604	MP12604	US	14/331,105	7/14/2014	10198389	2/5/2019	In Force	BASEBOARD INTERCONNECTION DEVICE, SYSTEM AND METHOD
MP12605	MP12605	US	14/339,086	7/23/2014	9477424	10/25/2016	In Force	METHODS AND SYSTEMS FOR USING AN INTELLIGENT STORAGE ADAPTER FOR REPL
MP12607	MP12607	US	14/724,773	5/28/2015	9819315	11/3/2017	In Force	INTEGRATED FABRIC ADAPTER AND ASSOCIATED METHODS THEREOF
MP12609	MP12609	US	14/447,732	7/31/2014	9678779	5/13/2017	In Force	METHOD AND AN APPARATUS FOR CO-PROCESSOR DATA PLANE VIRTUALIZATION
MP12610	MP12610	US	14/464,535	8/20/2014	9477414	10/25/2016	In Force	METHODS AND SYSTEMS FOR IMPROVED CACHING WITH DATA RECOVERY

PATENT
REEL: 057897 FRAME: 0534

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12611	MP12611	US	14/470,309	8/27/2014	9311021	4/13/2016	In Force	METHODS AND SYSTEMS FOR PERFORMING A READ AHEAD OPERATION USING AN I
MP12612	MP12612	US	14/470,337	8/27/2014	9333010	5/3/2016	In Force	METHODS AND SYSTEMS FOR IMPROVED DATA CACHING IN A VIRTUALIZED ENVIR
MP12613	MP12613	US	14/473,524	8/29/2014	9936003	4/3/2018	In Force	METHOD AND SYSTEM FOR TRANSMITTING INFORMATION IN A NETWORK
MP12614	MP12614	US	14/038,549	9/26/2013	9671844	6/6/2017	In Force	METHOD AND APPARATUS FOR MANAGING GLOBAL CHIP POWER ON A MULTICORE SYSTEM ON
MP12614	MP12614C1	US	15/499,531	4/27/2017	1015102	12/11/2018	In Force	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12614	MP12614C1C1	US	16/210,987	12/5/2018			Pending	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12614	MP12614CN	CN	2014104983609	9/25/2014	2126141049	7/21/2017	In Force	Method and apparatus for managing global chip power on multicore system on chip
MP12614	MP12614CN01	CN	2017105321604	9/25/2014			Pending	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12614	MP12614DE	DE	10 2014 014 301 5	9/25/2014	10 2014 014	8/16/2018	In Force	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12614	MP12614HK	HK	15108894.1	9/25/2014	12092108	5/4/2018	In Force	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12614	MP12614JP	JP	2014-192982	9/22/2014	6169547	7/7/2017	In Force	METHOD AND APPARATUS FOR MANAGING GLOBAL CHIP POWER ON MULTICORE S
MP12614	MP12614KR	KR	20140128554	9/25/2014	101701004C	1/23/2017	In Force	Method And Apparatus For Managing Global Chip Power On A Multicore System On
MP12615	MP12615	US	14/494,187	9/23/2014	9729338	8/8/2017	In Force	FAST HARDWARE SWITCHOVER IN A CONTROL PATH IN A NETWORK ASIC
MP12615	MP12615C1	US	15/642,141	7/5/2017	10341130	7/7/2019	In Force	FAST HARDWARE SWITCHOVER IN A CONTROL PATH IN A NETWORK ASIC
MP12616	MP12616	US	14/494,291	9/23/2014	9565136	2/7/2017	In Force	MULTICAST REPLICATION ENGINE OF A NETWORK ASIC AND METHODS THEREOF
MP12617	MP12617	US	14/494,468	9/23/2014	9813227	7/11/2017	In Force	HIERARCHICAL HARDWARE LINKED LIST APPROACH FOR MULTICAST REPLICATION E
MP12617	MP12617C1	US	15/725,543	10/5/2017	10205649	2/2/2019	In Force	HIERARCHICAL HARDWARE LINKED LIST APPROACH FOR MULTICAST REPLICATION E
MP12617	MP12617C1S1	US	16/232,882	12/26/2018			Pending	HIERARCHICAL HARDWARE LINKED LIST APPROACH FOR MULTICAST REPLICATION E
MP12618	MP12618	US	14/493,865	9/23/2014	9882678	1/30/2018	In Force	Method and Apparatus for Improving Data Integrity Using Compressed Soft Informati
MP12619	MP12619	US	14/494,229	9/23/2014	9768218	9/12/2017	In Force	SESSION BASED PACKET MIRRORING IN A NETWORK ASIC
MP12619	MP12619C1	US	15/672,082	8/8/2017	10417067	9/17/2019	In Force	SESSION BASED PACKET MIRRORING IN A NETWORK ASIC
MP12620	MP12620	US	14/493,897	9/23/2014	9503218	11/2/2016	In Force	Method and Apparatus for Quantizing Soft Information using Non-linear LUR Quantiz
MP12620	MP12620-2	US	14/493,953	9/23/2014	9768912	9/9/2017	In Force	Method and Apparatus for Quantizing Soft Information using Linear Quantization
MP12621	MP12621	US	14/498,580	9/26/2014	9468017	10/4/2016	In Force	METHODS AND SYSTEMS FOR EFFICIENT CACHE MIRRORING
MP12622	MP12622	US	14/715,639	5/19/2015	10129162	11/3/2018	In Force	SYSTEMS AND METHODS FOR DEFINING STORAGE
MP12623	MP12623	US	14/870,675	9/30/2015			Pending	SYSTEMS AND METHODS FOR ALLOWING FLEXIBLE CHIP CONFIGURATION BY EXTER
MP12624	MP12624	US	14/514,708	10/15/2014	9693590	6/27/2017	In Force	FLEXIBLE INSTRUCTION EXECUTION IN A PROCESSOR PIPELINE
MP12624	MP12624TW	TW	103138148	11/4/2014	6133590	2/1/2018	In Force	FLEXIBLE INSTRUCTION EXECUTION IN A PROCESSOR PIPELINE
MP12625	MP12625	US	14/514,596	10/15/2014	9747109	8/29/2017	In Force	FLEXIBLE INSTRUCTION EXECUTION IN A PROCESSOR PIPELINE
MP12625	MP12625TW	TW	103138147	11/4/2014	6133589	2/1/2018	In Force	FLEXIBLE INSTRUCTION EXECUTION IN A PROCESSOR PIPELINE
MP12626	MP12626	US	14/521,333	10/22/2014			Pending	APPARATUS AND A METHOD OF DETECTING ERRORS ON REGISTERS
MP12627	MP12627	US	14/521,354	10/22/2014	9993224	6/5/2018	In Force	TWO MODES OF A CONFIGURATION INTERFACE OF A NETWORK ASIC
MP12627	MP12627U1	US	15/969,681	5/2/2018			Pending	METHOD OF IMPLEMENTING A NETWORK ASIC IN A NETWORK DEVICE
MP12628	MP12628	US	14/521,359	10/22/2014	9542342	1/10/2017	In Force	SMART HOLDING REGISTERS TO ENABLE MULTIPLE REGISTER ACCESSES

PATENT

REEL: 057897 FRAME: 0535

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12629	MP12629	US	14/521,357	10/22/2014	10076605	9/18/2018	In Force	METHODS-INTERRUPT PROPAGATION SCHEME IN A NETWORK ASIC
MP12630	MP12630	US	14/530,328	10/31/2014	9936621	4/3/2018	In Force	METHODS AND SYSTEMS FOR ACCESSING STORAGE USING A NETWORK INTERFACE C
MP12631	MP12631	US	14/667,485	3/24/2015	9934177	4/3/2018	In Force	METHODS AND SYSTEMS FOR ACCESSING STORAGE USING A NETWORK INTERFACE C
MP12632	MP12632	US	14/536,937	11/19/2014	10116564	10/30/2018	In Force	HYBRID WILDCARD MATCH TABLE
MP12632	MP12632CN	CN	2015107573136	11/9/2015			Pending	HYBRID WILDCARD MATCH TABLE
MP12633	MP12633	US	14/538,484	11/11/2014	9645390	5/5/2017	In Force	Adder Decoder
MP12634	MP12634	US	14/540,414	11/13/2014	985322	1/2/2018	In Force	Register Access Control Among Multiple Devices
MP12635	MP12635	US	14/540,175	11/13/2014	10013385	7/3/2018	In Force	Programmable Validation Of Transaction Requests
MP12636	MP12636	US	14/540,436	11/13/2014	10032099	6/5/2018	In Force	Arbitrated Access To Resources Among Multiple Devices
MP12637	MP12637	US	14/540,379	11/13/2014	9569382	2/4/2017	In Force	Programmable Ordering And Prefetch
MP12638	MP12638	US	14/540,656	11/13/2014			Pending	Independent Ordering of Independent Transactions
MP12639	MP12639	US	14/542,350	11/14/2014	1010515	10/3/2018	In Force	PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS
MP12640	MP12640	US	14/542,639	11/14/2014	941/655	8/6/2016	In Force	FREQUENCY DIVISION CLOCK ALIGNMENT
MP12640	MP12640TW	TW	104142338	4/17/2015	1642277	11/21/2018	In Force	FREQUENCY DIVISION CLOCK ALIGNMENT
MP12641	MP12641	US	14/542,298	11/14/2014	10291540	5/5/2019	In Force	METHOD AND APPARATUS FOR PERFORMING A WEIGHTED QUEUE SCHEDULING USI
MP12642	MP12642	US	14/541,807	11/14/2014	9697437	7/4/2017	In Force	FILTERING TRANSLATION LOOKASIDE BUFFER INVALIDATIONS
MP12644	MP12644	US	14/541,902	11/14/2014	9665505	5/30/2017	In Force	MANAGING BUFFERED COMMUNICATION BETWEEN SOCKETS
MP12644	MP12644TW	TW	104110836	4/2/2015	1638362	5/1/2019	In Force	MANAGING BUFFERED COMMUNICATION BETWEEN SOCKETS
MP12645	MP12645	US	14/541,882	11/14/2014	10007524	5/26/2018	In Force	MANAGING HISTORY INFORMATION FOR BRANCH PREDICTION
MP12645	MP12645TW	TW	104112340	4/17/2015	1648624	1/11/2019	In Force	MANAGING HISTORY INFORMATION FOR BRANCH PREDICTION
MP12646	MP12646	US	14/541,977	11/14/2014	9470719	10/8/2016	In Force	TESTING SEMICONDUCTOR DEVICES
MP12647	MP12647	US	14/515,580	2/6/2015	9904511	2/2/2018	In Force	HIGH PERFORMANCE SHIFTER CIRCUIT
MP12648	MP12648	US	14/542,060	11/14/2014	9601181	3/1/2017	In Force	CONTROLLED MULTI-STEP DE-ALIGNMENT OF CLOCKS
MP12649	MP12649	US	14/542,136	11/14/2014	9918776	3/5/2018	In Force	INSTRUCTION ORDERING FOR IN-PROGRESS OPERATIONS
MP12649	MP12649SC1	US	15/890,921	2/7/2018	10339054	7/7/2019	In Force	INSTRUCTION ORDERING FOR IN-PROGRESS OPERATIONS
MP12649	MP12649TW	TW	10817952	5/24/2019			Pending	INSTRUCTION ORDERING FOR IN-PROGRESS OPERATIONS
MP12650	MP12650	US	14/542,118	11/14/2014	9870328	1/16/2018	In Force	MANAGING BUFFERED COMMUNICATION BETWEEN CORES
MP12651	MP12651	US	14/542,183	11/14/2014	9613679	4/4/2017	In Force	CONTROLLED DYNAMIC DE-ALIGNMENT OF CLOCKS
MP12652	MP12652	US	14/542,202	11/14/2014	9502999	11/2/2016	In Force	MANAGING SKew IN DATA SIGNALS WITH MULTIPLE MODES
MP12652	MP12652II	US	14/672,787	3/30/2015	9607672	3/28/2017	In Force	MANAGING SKew IN DATA SIGNALS WITH ADJUSTABLE STROBE
MP12653	MP12653	US	14/541,952	11/14/2014	9570128	2/14/2017	In Force	MANAGING SKew IN DATA SIGNALS

PATENT

REEL: 057897 FRAME: 0536

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12654	MP12654	US	14/940,932	11/13/2015	10078601	9/18/2018	In Force	APPROACH FOR INTERFACING A PIPELINE WITH TWO OR MORE INTERFACES IN A PR
MP12655	MP12655	US	14/541,841	11/14/2014	9703869	7/11/2017	In Force	APPARATUS AND METHOD FOR DISTRIBUTED INSTRUCTION TRACE IN A PROCESSOR
MP12656	MP12656	US	14/542,485	11/14/2014	1011672	10/30/2018	In Force	NETWORK SWITCHING WITH CO-RESIDENT DATA-PLANE AND NETWORK INTERFACE
MP12657	MP12657	US	14/542,383	11/14/2014			Pending	APPARATUS AND METHOD FOR A MULTI-ENTITY SECURE SOFTWARE TRANSFER
MP12658	MP12658	US	14/541,716	11/14/2014	9684606	6/20/2017	In Force	NETWORK SWITCHING WITH CO-RESIDENT DATA-PLANE AND NETWORK INTERFACE
MP12658	MP12658TW	TW	104113187	4/24/2015	1646421	1/1/2019	In Force	TRANSLATION LOOKASIDE BUFFER INVALIDATION SUPPRESSION
MP12659	MP12659	US	14/541,816	11/14/2014	9405072	8/2/2016	In Force	CACHING TLB TRANSLATIONS USING A UNIFIED PAGE TABLE WALKER CACHE
MP12659	MP12659TW	TW	104110648	4/1/2015	1641946	11/21/2018	In Force	CACHING TLB TRANSLATIONS USING A UNIFIED PAGE TABLE WALKER CACHE
MP12660	MP12660	US	14/541,635	11/14/2014	9501425	11/22/2016	In Force	TRANSLATION LOOKASIDE BUFFER MANAGEMENT
MP12660	MP12660TW	TW	104110402	3/31/2015			Pending	TRANSLATION LOOKASIDE BUFFER MANAGEMENT
MP12661	MP12661	US	14/541,635	11/14/2014	10394730	8/27/2019	In Force	DISTRIBUTED INTERRUPT SCHEME IN A MULTI-PROCESSOR SYSTEM
MP12662	MP12662	US	14/541,971	11/14/2014	9404970	8/2/2016	In Force	DEBUG INTERFACE FOR MULTIPLE CPU CORES
MP12663	MP12663	US	14/542,528	11/14/2014	9813342	11/7/2017	In Force	METHOD AND SYSTEM FOR IMPROVED LOAD BALANCING OF RECEIVED NETWORK T
MP12664	MP12664	US	14/941,182	11/13/2015	10393514	5/28/2019	In Force	SHARING RESOURCES IN A MULTI-CONTEXT COMPUTING SYSTEM
MP12665	MP12665	US	14/940,585	11/13/2015			Pending	IMPLEMENTING 128-BIT SIMD OPERATIONS ON A 64-BIT DATAPATH
MP12665	MP12665CN	CN	2015407789847-X	11/13/2015			Pending	IMPLEMENTING 128-BIT SIMD OPERATIONS ON A 64-BIT DATAPATH
MP12665	MP12665TW	TW	104137305	11/12/2015			Pending	IMPLEMENTING 128-BIT SIMD OPERATIONS ON A 64-BIT DATAPATH
MP12666	MP12666	US	14/542,509	11/14/2014	10050936	8/24/2018	In Force	MANAGEMENT OF AN OVER-SUBSCRIBED SHARED BUFFER
MP12667	MP12667	US	14/541,769	11/14/2014	9928493	3/27/2018	In Force	DISTRIBUTED TIMER SUBSYSTEM
MP12668	MP12668	US	14/940,981	11/13/2015	9933809	4/3/2018	In Force	Automatic Data Rate Matching
MP12669	MP12669	US	14/940,538	11/13/2015			Pending	CARRY CHAIN FOR SIMD OPERATIONS
MP12670	MP12670	US	14/541,917	11/14/2014	9824658	11/21/2017	In Force	Bypass FIFO For Multiple Virtual Channels
MP12671	MP12671	US	14/941,982	11/13/2015	9678717	6/13/2017	In Force	DISTRIBUTING RESOURCE REQUESTS IN A COMPUTING SYSTEM
MP12672	MP12672	US	14/542,216	11/14/2014	9411361	8/9/2016	In Force	FREQUENCY DIVISION CLOCK ALIGNMENT USING PATTERN SELECTION
MP12673	MP12673	US	14/542,685	11/14/2014	9563944	2/14/2017	In Force	DISTRIBUTED TIMER SUBSYSTEM ACROSS MULTIPLE DEVICES
MP12674	MP12674	US	14/540,679	11/13/2015	9703722	7/11/2017	In Force	METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE B
MP12674	MP12674C1	US	15/598,719	5/18/2017	9772952	9/26/2017	In Force	METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE B
MP12675	MP12675	US	14/609,164	1/29/2015	9746307	8/22/2017	In Force	METHOD TO MEASURE EDGE-RATE TIMING PENALTY OF DIGITAL INTEGRATED CIRCU
MP12676	MP12676	US	14/548,040	11/19/2014	9574303	6/6/2017	In Force	METHODS AND SYSTEMS FOR EFFICIENT DATA TRANSMISSION IN A DATA CENTER BY
MP12677	MP12677	US	14/681,978	4/8/2015	9571412	2/4/2017	In Force	SYSTEMS AND METHODS FOR HARDWARE ACCELERATED TIMER IMPLEMENTATION
MP12677	MP12677-2	US	14/939,982	11/12/2015	10084719	9/25/2018	In Force	SYSTEMS AND METHODS FOR HARDWARE ACCELERATED METERING FOR OPENFLO
MP12678	MP12678	US	14/577,448	12/19/2014	9866557	1/9/2018	In Force	NETWORK SWITCHING WITH LAYER 2 SWITCH COUPLED CO-RESIDENT DATA-PLANE

PATENT

REEL: 057897 FRAME: 0537

Family	IP Right ID	Country	Application Number	Filing Date	Pated Number	Issue Date	Status	Title
MP12679	MP12679	US	14/585,761	12/30/2014	9396023	7/9/2016	In Force	METHODS AND SYSTEMS FOR PARALLEL DISTRIBUTED COMPUTATION
MP12680	MP12680	US	14/593,898	1/9/2015	948307	11/1/2016	In Force	METHODS AND SYSTEMS FOR EFFICIENT CACHING USING AN INTELLIGENT STORAGE
MP12681	MP12681	US	14/597,930	1/14/2015	9952979	4/24/2018	In Force	METHODS AND SYSTEMS FOR DIRECT MEMORY ACCESS OPERATIONS
MP12682	MP12682	US	14/609,945	1/30/2015	9426684	8/23/2016	In Force	METHODS AND SYSTEMS FOR CONTROLLING TRANSMISSION RATES IN NETWORKS
MP12683	MP12683	US	14/634,446	2/27/2015	9606914	3/1/2017	In Force	AUTOMATED FLIP-FLOP INSERTIONS IN PHYSICAL DESIGN WITHOUT PERTURBATION
MP12684	MP12684	US	14/617,639	2/9/2015	9778315	10/3/2017	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD HAVING AGENT LOOPBACK FUNCTION
MP12685	MP12685	US	14/617,610	2/9/2015	9330227	5/3/2016	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD INCLUDING A DISPATCHER
MP12686	MP12686	US	14/617,546	2/9/2015	10082538	9/25/2018	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD
MP12688	MP12688	US	14/617,645	2/9/2015	9506982	11/29/2016	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD INCLUDING A GENERIC MONITOR
MP12689	MP12689	US	14/632,200	2/26/2015	9558897	3/7/2017	In Force	METHODS AND SYSTEMS FOR NETWORK DEVICES AND ASSOCIATED NETWORK TRANSPORT
MP12691	MP12691	US	14/638,266	3/4/2015	9720773	8/1/2017	In Force	MANAGING REUSE INFORMATION IN CACHES
MP12691	MP12691TW	TW	104113188	4/24/2015	1641947	11/21/2018	In Force	MANAGING REUSE INFORMATION IN CACHES
MP12692	MP12692	US	14/638,194	3/4/2015	10013360	7/3/2018	In Force	MANAGING REUSE INFORMATION WITH MULTIPLE TRANSLATION STAGES
MP12694	MP12694	US	14/637,533	3/4/2015	9678459	6/3/2017	In Force	COMMUNICATION AND CONTROL TOPOLOGY FOR EFFICIENT TESTING OF SETS OF D
MP12694	MP12694TW	TW	104108042	3/13/2015	1631355	8/1/2018	In Force	COMMUNICATION AND CONTROL TOPOLOGY FOR EFFICIENT TESTING OF SETS OF D
MP12696	MP12696	US	15/085,799	3/9/2016	10092218	6/4/2018	In Force	DESIGN AND VERIFICATION OF A MULTICHP COHERENCE PROTOCOL
MP12697	MP12697	US	14/662,405	3/19/2015	9471509	10/8/2016	In Force	MANAGING ADDRESS-INDEPENDENT PAGE ATTRIBUTES
MP12697	MP12697TW	TW	104113191	4/24/2015	1648825	1/21/2019	In Force	MANAGING ADDRESS-INDEPENDENT PAGE ATTRIBUTES
MP12698	MP12698	US	14/664,580	3/20/2015	9606920	3/21/2017	In Force	REPEATER INSERTIONS PROVIDING REDUCED ROUTING PERTURBATION CAUSED BY F
MP12699	MP12699	US	14/667,568	3/24/2015	9906253	2/9/2018	In Force	PHANTOM QUEUE LINK LEVEL LOAD BALANCING SYSTEM, METHOD AND DEVICE
MP12699	MP12699C1	US	15/862,509	1/4/2018	10103993	10/16/2018	In Force	PHANTOM QUEUE LINK LEVEL LOAD BALANCING SYSTEM, METHOD AND DEVICE
MP12699	MP12699C1C1	US	16/126,544	9/10/2018			Pending	PHANTOM QUEUE LINK LEVEL LOAD BALANCING SYSTEM, METHOD AND DEVICE
MP12699	MP12699C1C1C1	US	15/694,481	11/25/2019			Pending	PHANTOM QUEUE LINK LEVEL LOAD BALANCING SYSTEM, METHOD AND DEVICE
MP12700	MP12700	US	14/667,488	3/24/2015	10419573	3/17/2019	In Force	PACKET PROCESSOR FORWARDING DATABASE CACHE
MP12700	MP12700CN	CN	201610176470.2	3/24/2016			Pending	PACKET PROCESSOR FORWARDING DATABASE CACHE
MP12700	MP12700HK	HK	17106372.6	3/24/2016			Pending	PACKET PROCESSOR FORWARDING DATABASE CACHE
MP12700	MP12700TW	TW	105108783	3/22/2016			Pending	PACKET PROCESSOR FORWARDING DATABASE CACHE
MP12701	MP12701	US	14/672,625	3/27/2015	9817087	11/4/2017	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD INCLUDING LATENCY DETECTION
MP12702	MP12702	US	14/672,606	3/27/2015	10282215	5/7/2019	In Force	SOFTWARE-ASSISTED HARDWARE CONFIGURATION FOR SOFTWARE DEFINED NETWORK
MP12703	MP12703	US	14/671,930	3/27/2015			Pending	METHOD AND APPARATUS FOR BYPASS ROUTING OF MULTICAST DATA PACKETS AND
MP12704	MP12704	US	14/671,983	3/27/2015	9547041	1/17/2017	In Force	TESTBENCH BUILDER, SYSTEM, DEVICE AND METHOD WITH PHASE SYNCHRONIZATION
MP12705	MP12705	US	14/671,933	3/27/2015	9372772	5/21/2016	In Force	CO-VERIFICATION - OF HARDWARE AND SOFTWARE, A UNIFIED APPROACH IN VERIFICATION
MP12706	MP12706	US	14/672,016	3/27/2015	10096963	5/26/2018	In Force	PACKET TRACKING IN A VERIFICATION ENVIRONMENT
MP12707	MP12707	US	14/673,835	3/30/2015	9582215	2/28/2017	In Force	PACKET PROCESSING SYSTEM, METHOD AND DEVICE UTILIZING MEMORY SHARING

PATENT

REEL: 057897 FRAME: 0538

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12767	MP12707-2	US	14/673,936	3/30/2015	9612950	4/4/2017	In Force	CONTROL PATH SUBSYSTEM, METHOD AND DEVICE UTILIZING MEMORY SHARING
MP12767	MP12707-3	US	14/673,940	3/30/2015	9652171	5/6/2017	In Force	DATAPATH SUBSYSTEM, METHOD AND DEVICE UTILIZING MEMORY SHARING
MP12767	MP12707-3C1	US	15/483,946	4/10/2017	10061513	8/28/2018	In Force	PACKET PROCESSING SYSTEM, METHOD AND DEVICE UTILIZING MEMORY SHARING
MP12768	MP12708CN	CN	201610193288	3/30/2016		6/19/2018	In Force	PACKET MEMORY SYSTEM, METHOD AND DEVICE FOR PREVENTING UNDERRUN
MP12768	MP12708EE	DE	102016003679-5	3/24/2016		Pending	PACKET MEMORY SYSTEM, METHOD AND DEVICE FOR PREVENTING UNDERRUN	
MP12768	MP12708HK	HK	17163793-4	3/30/2016		Pending	A PACKET MEMORY SYSTEM, METHOD AND DEVICE FOR PREVENTING UNDERRUN	
MP12768	MP12708KR	KR	20160363600	3/25/2016		Pending	A PACKET MEMORY SYSTEM, METHOD AND DEVICE FOR PREVENTING UNDERRUN	
MP12768	MP12708TW	TW	105109655	3/28/2016		Pending	PACKET MEMORY SYSTEM, METHOD AND DEVICE FOR PREVENTING UNDERRUN	
MP12769	MP12709	US	14/673,913	3/30/2015	9747226	8/29/2017	In Force	PACKET PROCESSING SYSTEM, METHOD AND DEVICE TO OPTIMIZE PACKET BUFFERS
MP12769	MP12709CN	CN	201610188963-8	3/29/2016		Pending	PACKET PROCESSING SYSTEM, METHOD AND DEVICE TO OPTIMIZE PACKET BUFFERS	
MP12769	MP12709HK	HK	17103791-5	3/29/2016		Pending	A PACKET PROCESSING SYSTEM, METHOD AND DEVICE TO OPTIMIZE PACKET BUFFERS	
MP12769	MP12709TW	TW	105109656	3/28/2016		Pending	A PACKET PROCESSING SYSTEM, METHOD AND DEVICE TO OPTIMIZE PACKET BUFFERS	
MP12710	MP12710	US	14/673,819	3/30/2015		Pending	PACKET PROCESSING SYSTEM, METHOD AND DEVICE HAVING REDUCED STATIC POWER	
MP12711	MP12711	US	14/672,874	3/30/2015	9349434	5/4/2016	In Force	VARIABLE STROBE FOR ALIGNMENT OF PARTIALLY INVISIBLE DATA SIGNALS
MP12713	MP12713	US	14/675,356	3/31/2015	9792400	15/17/2017	In Force	DETERMINATION OF FLIP-FLOP COUNT IN PHYSICAL DESIGN
MP12714	MP12714	US	14/675,710	3/31/2015	9836283	12/5/2017	In Force	COMPILER ARCHITECTURE FOR PROGRAMMABLE APPLICATION SPECIFIC INTEGRATE
MP12714	MP12714C1	US	15/804,835	11/6/2017	10456976	11/5/2019	In force	COMPILER ARCHITECTURE FOR PROGRAMMABLE APPLICATION SPECIFIC INTEGRATE
MP12715	MP12715	US	14/675,702	3/31/2015	9864584	1/19/2018	In Force	CODE GENERATOR FOR PROGRAMMABLE NETWORK DEVICES
MP12716	MP12716	US	14/675,896	3/31/2015	9870204	1/16/2018	In Force	ALGORITHM TO ACHIEVE OPTIMAL LAYOUT OF INSTRUCTION TABLES FOR PROGRAMMABLE NETWORK DEVICES
MP12717	MP12717	US	14/675,892	3/31/2015	9864583	1/19/2018	In Force	ALGORITHM TO DERIVE LOGIC EXPRESSION TO SELECT EXECUTION BLOCKS FOR PROGRAMMABLE NETWORK DEVICES
MP12718	MP12718	US	14/675,367	3/31/2015	9547733	1/17/2017	In Force	IDENTIFYING INVENSION ERROR IN LOGIC EQUIVALENCE CHECK
MP12719	MP12719	US	14/675,682	3/31/2015	9582251	2/28/2017	In Force	ALGORITHM TO ACHIEVE OPTIMAL LAYOUT OF DECISION LOGIC ELEMENTS FOR PROGRAMMABLE NETWORK DEVICES
MP12720	MP12720	US	14/675,450	3/31/2015		In Force	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS	
MP12720	MP12720C1	US	16/594,962	10/7/2019		Pending	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS	
MP12720	MP12720CN	CN	2015102909668	5/29/2015		Pending	Method and apparatus for using multiple linked memory lists	
MP12720	MP12720HK	HK	17101140-8	5/29/2015		Pending	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS	
MP12720	MP12720IN	IN	1284/DEU/2015	5/7/2015		Pending	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS FOR STORE	
MP12720	MP12720JP	JP	2015-176003	8/31/2015	6535253	6/7/2019	In Force	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS
MP12720	MP12720KR	KR	1020150067244	5/14/2015		Pending	METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS	
MP12720	MP12720TW	TW	104124865-0	7/31/2015		Pending	Methods and apparatus for using multiple linked memory lists	
MP12721	MP12721	US	14/675,403	3/31/2015		Pending	APPROACH FOR LOGIC SIGNAL GROUPING AND RTL GENERATION USING XML	
MP12722	MP12722	US	14/675,342	3/31/2015	1033626	5/28/2019	In Force	APPROACH FOR CHIP-LEVEL FLOP INSERTION AND VERIFICATION BASED ON LOGIC !
MP12723	MP12723	US	14/675,567	3/31/2015	9606781	3/28/2017	In Force	PARSER ENGINE PROGRAMMING TOOL FOR PROGRAMMABLE NETWORK DEVICES

PATENT

REEL: 057897 FRAME: 0539

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12724	MP12724	US	14/675,574	3/31/2015	9864582	1/9/2018	In Force	CODE PROCESSOR TO BUILD ORTHOGONAL EXECUTION BLOCKS FOR PROGRAMMAS
MP12725	MP12725	US	14/675,728	3/31/2015	9954551	4/3/2018	In Force	BARREL COMPACTOR SYSTEM, METHOD AND DEVICE
MP12725	MP12725C1	US	15/017,284	3/9/2018			Pending	BARREL COMPACTOR SYSTEM, METHOD AND DEVICE
MP12726	MP12726	US	14/675,734	3/31/2015	9584635	2/28/2017	In Force	BARREL COMPACTOR SYSTEM, METHOD AND DEVICE HAVING CELL COMBINATION
MP12727	MP12727	US	14/676,579	4/1/2015	9871733	1/16/2018	In Force	POLICER ARCHITECTURE
MP12728	MP12728	US	14/673,828	3/30/2015	9606542	3/28/2017	In Force	PACKET PROCESSING SYSTEM, METHOD AND DEVICE UTILIZING A PORT CLIENT CHA
MP12728	MP12728C1	US	15/434,917	2/15/2017	10283575	5/4/2019	In Force	PACKET PROCESSING SYSTEM, METHOD AND DEVICE UTILIZING A PORT CLIENT CHA
MP12728	MP12728C1C1	US	16/370,246	3/29/2019			Pending	PACKET PROCESSING SYSTEM, METHOD AND DEVICE UTILIZING A PORT CLIENT CHA
MP12729	MP12729	US	14/678,289	4/3/2015	9509362	11/29/2016	In Force	Method and Apparatus for Handling Modified Constellation Mapping Using a Soft D
MP12730	MP12730	US	14/678,836	4/3/2015	9825599	11/21/2017	In Force	METHOD AND APPARATUS FOR DISCARDING UNUSED POINTS FROM CONSTELLATIO
MP12731	MP12731	US	14/698,581	4/28/2015	9720733	8/1/2017	In Force	METHODS AND SYSTEMS FOR USING SHARED LOGIC AT NETWORK DEVICES
MP12732	MP12732	US	15/152,164	5/11/2016	10093558	10/9/2018	In Force	SYSTEMS AND METHODS FOR OFFLOADING INLINE SSL PROCESSING TO AN EMBEDD
MP12733	MP12733	US	14/805,161	7/21/2015	9588339	3/7/2017	In Force	METHODS AND SYSTEMS FOR USING SHARED LOGIC AT NETWORK DEVICES
MP12734	MP12734	US	14/830,045	8/19/2015	10246666	2/26/2019	In Force	CACHING METHODS AND SYSTEMS USING A NETWORK INTERFACE CARD
MP12735	MP12735	US	15/246,440	8/24/2016	10250571	4/7/2019	In Force	SYSTEMS AND METHODS FOR OFFLOADING IPSEC PROCESSING TO AN EMBEDDED N
MP12736	MP12736	US	14/838,056	8/27/2015	9983827	5/29/2018	In Force	METHOD AND APPARATUS FOR PROVIDING A LOW LATENCY TRANSMISSION SYSTE
MP12736	MP12736-2	US	14/838,088	8/27/2015			Pending	Method and Apparatus For Providing A Low Latency Transmission System Using Adju
MP12736	MP127362C1	US	16/693,520	11/29/2019			Pending	Method and Apparatus For Providing A Low Latency Transmission System Using Adap
MP12736	MP12736GW	US	15/957,566	4/19/2018			Pending	Method and Apparatus for Providing A Low Latency Transmission System Using Adap
MP12737	MP12737	US	15/248,876	8/28/2016	10423234	9/24/2019	In Force	SYSTEMS AND METHODS FOR PERFECT FORWARD SECRECY (PFS) TRAFFIC MONITOR
MP12738	MP12738	US	14/840,323	8/31/2015	10216430	2/26/2019	In Force	LOCAL ORDERING OF INSTRUCTIONS IN A COMPUTING SYSTEM
MP12738	MP12738C1	US	16/240,104	1/4/2019			Pending	LOCAL INSTRUCTION ORDERING BASED ON MEMORY DOMAINS
MP12739	MP12739	US	15/265,252	9/14/2016	10025740	7/7/2018	In Force	SYSTEMS AND METHODS FOR OFFLOADING LINK AGGREGATION TO A HOST BUS AD
MP12741	MP12741	US	14/864,323	9/24/2015	9806324	10/24/2017	In Force	SWITCHING METHODS AND SYSTEMS FOR A NETWORK INTERFACE CARD
MP12742	MP12742	US	14/874,460	10/4/2015	9753559	9/5/2017	In Force	INPUT OUTPUT VALUE PREDICTION WITH PHYSICAL OR VIRTUAL ADDRESSING FOR V
MP12743	MP12743	US	14/919,508	10/21/2015	9753852	9/5/2017	In Force	METHODS AND SYSTEMS FOR MANAGING ADDRESS LUST CONTROL BLOCKS
MP12744	MP12744	US	15/291,475	10/12/2016	10092216	6/9/2018	In Force	SYSTEMS AND METHODS FOR DYNAMIC REGRESSION TEST GENERATION USING COV
MP12745	MP12745	US	14/969,950	12/15/2015	9946671	4/7/2018	In Force	METHODS AND SYSTEMS FOR PROCESSING READ AND WRITE REQUESTS
MP12746	MP12746	US	15/000,840	1/19/2016	9673753	6/6/2017	In Force	Voltage-Controlled Oscillator With Improved Tuning Curve Linearization
MP12753	MP12753	US	15/013,139	2/2/2016	1007614	6/26/2018	In Force	METHOD AND APPARATUS FOR DETERMINING METRIC FOR SELECTIVE CACHING
MP12754	MP12754	US	15/067,139	3/10/2016	9825834	11/21/2017	In Force	PROTOCOL INDEPENDENT PROGRAMMABLE SWITCH (PPS) FOR SOFTWARE DEFINED DA
MP12754	MP12754C1	US	15/786,900	10/18/2017			Pending	PROTOCOL INDEPENDENT PROGRAMMABLE SWITCH (PPS) FOR SOFTWARE DEFIN
MP12754	MP12754GE	DE	20168015083.9	9/1/2017			Pending	Protocol-independent programmable switch for software-defined data center netw

PATENT
REEL: 057897 FRAME: 0540

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12754	MP12754TW	TW	105107740	3/14/2016			Pending	Protocol independent programmable switch (PIPS) for software defined data center
MP12757	MP12757	US	15/088,302	4/1/2016	9773028	10/3/2017	In Force	MANAGING TRANSLATION INVALIDATION
MP12758	MP12758	US	15/088,354	4/1/2016	9772943	9/26/2017	In Force	MANAGING SYNONYMS IN VIRTUAL-ADDRESS CACHES
MP12759	MP12759	US	15/099,552	4/14/2016			Pending	METHOD AND APPARATUS FOR SHARED MULTI-SHORT MEMORY ACCESS
MP12760	MP12760	US	15/136,330	4/22/2016	10235211	3/19/2019	In Force	Method And Apparatus For Dynamic Virtual System On Chip
MP12760	MP12760CN	CN	20170266560.5	4/21/2017			Pending	DISPLAY CONTROL FOR CELLULAR PHONE
MP12760	MP12760DE	DE	10261706710.1	4/20/2017			Pending	Method And Apparatus For Dynamic Virtual System On Chip
MP12760	MP12760JP	JP	2017083643	4/20/2017			Pending	METHOD AND DEVICE FOR KINETIC VIRTUAL SYSTEM ON CHIP
MP12760	MP12760KR	KR	10-2017-0044516	4/6/2017			Pending	Method And Apparatus For Dynamic Virtual System On Chip
MP12760	MP12760TW	TW	106113271	4/20/2017			Pending	Method And Apparatus For Dynamic Virtual System On Chip
MP12761	MP12761	US	15/143,302	4/29/2016	9904305	2/27/2018	In Force	Voltage Regulator With Adaptive Bias Network
MP12762	MP12762	US	15/143,282	4/29/2016	9590797	3/7/2017	In Force	Edge Rate Control Calibration
MP12763	MP12763	US	15/582,408	4/28/2017	10439911	9/6/2019	In Force	SYSTEMS AND METHODS FOR TEXT ANALYTICS PROCESSOR
MP12766	MP12766	US	15/582,420	4/28/2017			Pending	SYSTEMS AND METHODS FOR DEEP LEARNING PROCESSOR
MP12767	MP12767	US	15/590,519	5/9/2017			Pending	SYSTEMS AND METHODS FOR VIRTIO BASED OPTIMIZATION OF DATA PACKET PATHS
MP12768	MP12768	US	15/594,994	5/14/2016			Pending	METHOD AND APPARATUS FOR EFFICIENT AND FLEXIBLE DIRECT MEMORY ACCESS
MP12769	MP12769	US	15/420,343	1/31/2017	10050624	8/24/2018	In Force	Process-Compensated Level-Up Shifter Circuit
MP12770	MP12770	US	15/459,729	5/19/2016	10027257	7/17/2018	In Force	METHODS AND APPARATUS FOR PROVIDING SOFT AND BLIND COMBINING FOR PUSC
MP12770	MP12770-1	US	15/738,750	12/14/2016	10469333	11/15/2019	In Force	Methods and Apparatus for Providing Soft and Blind Combining for PUSC Acknowledge
MP12770	MP12770-1C1	US	16/583,243	9/25/2019			Pending	Methods and Apparatus for Providing Soft and Blind Combining for PUSC Acknowledge
MP12771	MP12771	US	15/593,335	5/14/2017			Pending	SYSTEMS AND METHODS FOR VECTORIZED FFT FOR MULTI-DIMENSIONAL CONVOLU
MP12772	MP12772	US	15/169,466	5/31/2016	10129219	11/13/2018	In Force	METHODS AND SYSTEMS FOR SECURING DATA STORED AT A STORAGE AREA NETWORK
MP12774	MP12774	US	15/193,535	5/27/2016	10223279	3/5/2019	In Force	MANAGING VIRTUAL-ADDRESS CACHES FOR MULTIPLE MEMORY PAGE SIZES
MP12775	MP12775	US	15/722,184	7/28/2016			Pending	ADMISSION CONTROL FOR MEMORY ACCESS REQUESTS
MP12776	MP12776	US	15/669,072	9/19/2016	10013357	7/5/2018	In Force	MANAGING MEMORY ACCESS REQUESTS WITH PREFETCH FOR STREAMS
MP12776	MP12776C1	US	16/011,173	5/18/2018			Pending	MANAGING MEMORY ACCESS REQUESTS WITH PREFETCH FOR STREAMS
MP12777	MP12777	US	15/722,332	9/21/2016	10210135	2/19/2019	In Force	Methods and Apparatus for Providing a Programmable Mixed-Radix DFT/IDFT Processor
MP12777	MP12777C1	US	15/292,915	10/12/2016	10310108	6/4/2019	In Force	METHODS AND APPARATUS FOR A VECTOR MEMORY SUBSYSTEM FOR USE WITH A PROGRAMMABLE
MP12777	MP12777H1C1	US	16/272,470	2/11/2019			Pending	Method and Apparatus for A Vector Memory Subsystem for Use with A Programmable
MP12777	MP12777H1I1C1	US	15/347,663	11/9/2016	10349251	7/9/2019	In Force	Methods and Apparatus for Twiddle Factor Generation for Use with a Programmable
MP12777	MP12777H1I1C1	US	16/506,820	7/9/2019			Pending	Methods and Apparatus for Twiddle Factor Generation for Use with a Programmable
MP12779	MP12779	US	15/335,816	10/27/2016	9698808	7/4/2017	In Force	Phase Measurement And Correction Circuitry
MP12780	MP12780	US	15/363,995	11/29/2016	10275261	4/30/2019	In Force	METHODS AND SYSTEMS FOR MESSAGE LOGGING AND RETRIEVAL IN COMPUTER SYSTEM
MP12781	MP12781	US	15/379,367	12/14/2016	10149250	11/27/2018	In Force	Methods and Apparatus for Providing an FFT Engine Using a Reconfigurable Single De

PATENT

REEL: 057897 FRAME: 0541

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12783	MP12783	US	15/398,617	1/4/2017			Pending	Methods and Apparatus for Configuring a Front End to Process Multiple Sectors with Duty Cycle Correction Method
MP12786	MP12786	US	15/496,294	4/25/2017	10153353	12/3/2018	In Force	Duty Cycle Correction Method
MP12787	MP12787	US	15/498,373	4/25/2017	1017207	1/1/2019	In Force	Methods and Apparatus for Control Bit Detection
MP12788	MP12788	US	15/497,356	4/26/2017	10263359	4/16/2019	In Force	Signal Presence Detection Circuit And Method
MP12788	MP12788EE	DE	102018206379-6	4/25/2018			Pending	Signal Presence Detection Circuit And Method
MP12789	MP12789	US	15/586,867	5/4/2017	10236381	3/12/2019	In Force	Frequency Divider
MP12790	MP12790	US	15/588,015	5/5/2017	10459770	10/29/2019	In Force	METHOD AND APPARATUS FOR PORT ACCESS MANAGEMENT IN A DISTRIBUTED IC
MP12791	MP12791	US	15/592,087	5/10/2017	10171278	1/1/2019	In Force	Methods and Apparatus for Frequency Offset Estimation
MP12791	MP12791C1	US	16/237,635	12/31/2018			Pending	Methods and Apparatus for Frequency Offset Estimation
MP12792	MP12792	US	15/594,497	6/2/2017			Pending	Methods And Apparatus For A Unified Baseband Architecture
MP12793	MP12793	US	15/595,667	5/15/2017	10423215	9/24/2019	In Force	Methods and Apparatus for Adaptive Power Profiling in a Baseband Processing System
MP12793	MP12793C1	US	16/546,153	8/20/2019			Pending	Methods and Apparatus for Adaptive Power Profiling in A baseband Processing System
MP12796	MP12796	US	15/595,860	5/16/2017	10419481	9/17/2019	In Force	METHODS AND SYSTEMS FOR OVERLAPPING PROTECTION DOMAIN IN NETWORK DEVICE
MP12797	MP12797	US	15/600,706	5/20/2017			Pending	METHOD AND APPARATUS FOR LOAD BALANCING OF JOBS SCHEDULED FOR PROCESSING
MP12798	MP12798	US	15/602,774	5/23/2017	9963364	5/8/2018	In Force	Multi-Phase Divider
MP12799	MP12799	US	15/608,852	5/30/2017			Pending	FLOWLET SCHEDULER FOR MULTICORE NETWORK PROCESSORS
MP12800	MP12800	US	15/609,225	5/31/2017			Pending	MANAGING LOCK AND UNLOCK OPERATIONS USING OPERATION PREDICTION
MP12801	MP12801	US	15/609,217	5/31/2017	10445096	10/15/2019	In Force	MANAGING LOCK AND UNLOCK OPERATIONS USING TRAFFIC PRIORITIZATION
MP12801	MP12801	US	15/637,736	9/7/2017	10331500	6/25/2019	In Force	MANAGING FAIRNESS FOR LOCK AND UNLOCK OPERATIONS USING OPERATION PRIORITY
MP12802	MP12802	US	15/609,311	5/31/2017	10248420	4/2/2019	In Force	MANAGING LOCK AND UNLOCK OPERATIONS USING ACTIVE SPINNING
MP12805	MP12805	US	15/894,732	2/13/2018			Pending	TIMESTAMP-BASED PACKET SWITCHING USING A TRIE DATA STRUCTURE
MP12806	MP12806	US	15/531,085	5/23/2017	10282299	5/7/2019	In Force	MANAGING CACHE PARTITIONS BASED ON CACHE USAGE INFORMATION
MP12807	MP12807	US	15/670,841	8/7/2017	10030929	7/10/2018	In Force	METHODS AND SYSTEMS FOR DATA ALIGNMENT IN NETWORK DEVICES
MP12808	MP12808	US	15/683,376	3/22/2017			Pending	Method and Apparatus for Uplink Control Channel Detection
MP12809	MP12809	US	15/693,620	8/31/2017	10362498	7/23/2019	In Force	Method and Apparatus for Coordinated Multi-point Receiver Processing Acceleration
MP12811	MP12811	US	15/721,236	9/29/2017	10222817	3/5/2019	In Force	Method And Circuit For Low Voltage Current-Mode Bandgap
MP12811	MP12811CN	CN					Pending	Method And Circuit For Low Voltage Current-Mode Bandgap
MP12811	MP12811TW	TW	107131736	9/19/2018			Pending	Method And Circuit For Low Voltage Current-Mode Bandgap
MP12812	MP12812	US	15/716,082	9/26/2017	10383281	8/20/2019	In Force	Methods and Apparatus for Calculating Transport Block (TB) Cyclic Redundancy Check
MP12813	MP12813	US	15/719,171	9/28/2017	10448377	10/5/2019	In Force	Methods and Apparatus for Control Channel Detection in an Uplink Shared Channel
MP12813	MP12813C1	US	16/571,164	9/15/2019			Pending	Methods and Apparatus for Control Channel Detection in an Uplink Shared Channel
MP12814	MP12814	US	15/719,973	9/29/2017	10312920	6/4/2019	In Force	Baseline Wander Compensation
MP12815	MP12815	US	15/721,334	9/29/2017	10291386	5/14/2019	In Force	Serializer/Deserializer (Serdes) lanes with Lane-by-Lane Data-rate Independence

PATENT

REEL: 057897 FRAME: 0542

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number Issue Date	Status	Title
MP12815	MP12815C1	US	16/352,180	3/13/2019	10461917	In force	Serializer/Deserializer (SerDes) Lanes with Lane-by-Lane Data-rate Independence
MP12815	MP12815C1C1	US	16/568,445	9/12/2019		Pending	Serializer/Deserializer (SerDes) Lanes with Lane-by-Lane Data-rate Independence
MP12815	MP12815WO	WO	PCT/US2018/05028	9/10/2018		Pending	Serializer/Deserializer (SerDes) Lanes with Lane-by-Lane Data-rate Independence
MP12816	MP12816	US	15/789,420	10/29/2017		Pending	Mult-Termination Scheme Interface
MP12816	MP12816E	DE	10 2018 117 929 8	10/19/2018		Pending	Multi-Termination Scheme Interface
MP12817	MP12817	US	15/796,645	10/27/2017		Pending	Self-Biased Current Trimmer With Digital Scaling Input
MP12818	MP12818	US	15/805,531	11/7/2017	10141949	In Force	Modular Serializer And Deserializer
MP12818	MP12818DE	DE	10 2018 218 151 9	10/24/2018		Pending	Modular Serializer And Deserializer
MP12819	MP12819	US	15/825,942	11/29/2017		Pending	Method And Apparatus For Multi-Band Voltage-Controlled Oscillator (VCO) Band Selection
MP12822	MP12822	US	15/875,611	1/19/2018		Pending	ISSUING INSTRUCTIONS BASED ON RESOURCE CONFLICT CONSTRAINTS IN MICROCODE
MP12824	MP12824DE	DE	102019200599.3	1/17/2019		Pending	MANAGING BRANCH PREDICTION INFORMATION FOR DIFFERENT CONTEXTS
MP12826	MP12826	US	15/834,804	3/23/2018		Pending	EXTERNAL DDS BI-DIRECTIONAL LOOPBACK WITH USE OF FEED FORWARD EQUALIZATION
MP12840	MP12840	US	16/009,826	6/15/2018		Pending	Combined Conditional Branch and Indirect Branch Target Predictor
MP12842	MP12842	US	16/209,739	12/4/2018		Pending	Complex I/O Value Prediction for Multiple Values with Physical or Virtual Addresses
MP12843	MP12843	US	16/029,631	7/6/2018		Pending	Limiting Backpressure With Bad Actors
MP12844	MP12844	US	16/029,484	7/6/2018		Pending	Method To Limit Packet Fetching With Uncertain Packet Sizes To Control Line Rate
MP12845	MP12845KR	KR	10-2019-0145935	11/14/2019		Pending	Transmitter Tuning Using Receiver Gradient
MP12847	MP12847	US	16/696,789	11/26/2019		Pending	System and Method For Performing a Failure Assessment of an Integrated Circuit
MP12847	MP12847FR	US	62/771,456	11/25/2018		Pending	System and Method For Performing a Failure Assessment of an Integrated Circuit
MP12848	MP12848FR	US	62/778,386	12/12/2018		Pending	Traversing A Variable Delay Line In A Deterministic Number Of Clock Cycles
MP12851	MP12851PR	US	62/778,375	12/12/2018		Pending	Droop Detection and Mitigation
MP12853	MP12853	US	16/039,922	7/19/2018	10418125	In Force	WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
MP12853	MP12853C1	US	16/536,183	8/8/2019		Pending	WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
MP12854	MP12854CN	CN	201910691268.7	7/23/2019		Pending	Protecting information leakage in Out-Of Order Machines Due To Misspeculation
MP12855	MP12855	US	16/589,527	10/1/2019		Pending	MERGE EXECUTION UNIT FOR MICROINSTRUCTIONS
MP12857	MP12857	US	16/264,458	1/31/2019		Pending	PAIR MERGE EXECUTION UNITS FOR MICROINSTRUCTIONS
MP12858	MP12858	US	16/054,627	8/3/2018		Pending	VQO-BASED NETWORK SWITCH ARCHITECTURE USING MULTI-STAGE ARBITRATION FOR VQOs
MP12862	MP12862	US	16/115,117	8/28/2018		Pending	COMPRESSING LIKE MAGNITUDE PARTIAL PRODUCTS IN MULTIPLE ACCUMULATION
MP12863	MP12863	US	16/568,698	9/12/2019		Pending	METHOD OF IMPROVING L1 CACHE PERFORMANCE WITH LARGE PROGRAMS
MP12864	MP12864	US	16/128,369	9/11/2018		Pending	METHODS AND SYSTEMS FOR DISTRIBUTING MEMORY REQUESTS
MP12865	MP12865	US	16/129,107	9/12/2018		Pending	Low Latency Interconnect Protocol for Coherent Multi-Chip Communication
MP12867	MP12867	US	16/189,319	11/13/2018		Pending	FLexible Resource Assignment to Physical and Virtual Functions in a Virt
MP12868	MP12868	US	16/199,852	11/26/2018		Pending	PREFETCHING DATA TO REDUCE CACHE MISSES
MP12869	MP12869	US	16/199,936	11/26/2018		Pending	INCREASING THE LOOK-AHEAD AMOUNT FOR PREFETCHING

PATENT

REEL: 057897 FRAME: 0543

PATENT

REEL: 057897 FRAME: 0544

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	Status	Title
MP12872	MP12872	US	15/142,598	9/26/2019			Pending	Secure Low-latency Chip-to-Chip Communication
MP12873	MP12873CN	CN	201910313261.5	9/25/2019			Pending	Secure In-line Received Network Packet Processing
MP12874	MP12874CN	CN	201910313894.6	9/25/2019			Pending	APPARATUS AND METHOD FOR SCALABLE AND FLEXIBLE ACCESS CONTROL LIST LOGIC
MP12876	MP12876	US	15/419,942	1/30/2017	10218643	2/26/2019	In Force	APPARATUS AND METHOD FOR SCALABLE AND FLEXIBLE TABLE SEARCH IN A NETWORK
MP12877	MP12877TW	TW	10410434	2/19/2015			Pending	APPARATUS AND METHOD FOR SCALABLE AND FLEXIBLE TABLE SEARCH IN A NETWORK
MP12878	MP12878	US	14/540,927	11/13/2014	9485179	11/1/2016	In Force	APPARATUS AND METHOD FOR FAST SEARCH TABLE UPDATE IN A NETWORK SWITCH
MP12878	MP12878TW	TW	104104360	2/10/2015	1632792	8/11/2018	In Force	APPARATUS AND METHOD FOR FAST SEARCH TABLE UPDATE IN A NETWORK SWITCH
MP12879	MP12879	US	14/617,544	2/9/2015	9571395	2/14/2017	In Force	RECONFIGURABLE INTERCONNECT ELEMENT WITH LOCAL LOOKUP TABLES SHARED
MP12879	MP12879TW	TW	104110834	4/1/2015	1629887	7/11/2018	In Force	METHOD AND APPARATUS FOR GENERATING PARALLEL LOOKUP REQUESTS UTILIZING
MP12880	MP12880	US	14/628,058	2/20/2015	10103676	6/5/2018	In Force	METHOD AND APPARATUS FOR GENERATING PARALLEL LOOKUP REQUESTS UTILIZING
MP12880	MP12880TW	TW	104110834	4/2/2015	1665894	7/11/2019	In Force	METHOD AND APPARATUS FOR GENERATING PARALLEL LOOKUP REQUESTS UTILIZING
MP12881	MP12881	US	14/632,709	2/26/2015	10430472	10/1/2019	In Force	APPARATUS AND METHOD FOR COLLECTING RESPONSES TO A PLURALITY OF PARALLEL
MP12881	MP12881TW	TW	104110854	4/4/2015	1665888	7/11/2019	In Force	APPARATUS AND METHOD FOR COLLECTING RESPONSES TO A PLURALITY OF PARALLEL
MP12882	MP12882	US	14/675,246	3/31/2015	9553819	1/24/2017	In Force	SYSTEMS AND METHODS FOR TIMING ADJUSTMENT OF METADATA PATHS IN A NETWORK
MP12883	MP12883	US	14/657,521	3/13/2015	10091939	6/5/2018	In Force	SYSTEM AND METHOD FOR CONFIGURING A PLURALITY OF REGISTERS WITH SOFTWARE
MP12883	MP12883TW	TW	104110651	4/1/2015	1656474	4/5/2019	In Force	SYSTEM AND METHOD FOR CONFIGURING A PLURALITY OF REGISTERS WITH SOFTWARE
MP12884	MP12884	US	14/806,834	7/23/2015	9916274	3/13/2018	In Force	APPARATUS AND METHOD FOR ON-CHIP CROSSBAR DESIGN IN A NETWORK SWITCH
MP12885	MP12885	US	14/650,873	9/10/2015	9823960	11/1/2017	In Force	APPARATUS AND METHOD FOR PARALLEL CRC UNITS FOR VARIABLELY-SIZED DATA FRAMES
MP12887	MP12887	US	15/847,887	2/19/2016	9870173	1/16/2018	In Force	APPARATUS AND METHOD FOR OPTIMIZED N-WRITE/1-READ PORT MEMORY DESIGN
MP12888	MP12888	US	15/140,394	4/27/2016	9948482	4/17/2018	In Force	APPARATUS AND METHOD FOR ENABLING FLEXIBLE KEY IN A NETWORK SWITCH
MP12891	MP12891	US	15/419,962	1/30/2017	10091337	10/2/2018	In Force	APPARATUS AND METHOD FOR SCALABLE AND FLEXIBLE WILDCARD MATCHING IN A
MP12897	MP12897	US	15/613,889	6/5/2017			Pending	PROGRAMMABLE HARDWARE SCHEDULER FOR DIGITAL PROCESSING SYSTEMS
MP12898	MP12898	US	15/613,760	6/5/2017			Pending	METHOD AND APPARATUS FOR SCHEDULING ARBITRATION AMONG A PLURALITY OF
MP12900	MP12900	US	15/588,240	5/5/2017			Pending	METHOD AND APPARATUS FOR JOB PRE-SCHEDULING BY DISTRIBUTED JOB MANAGEMENT
MP12901	MP12901	US	15/602,620	5/23/2017			Pending	RE-ORDERING BUFFER FOR A DIGITAL MULTI-PROCESSOR SYSTEM WITH CONFIGURATION
MP12907	MP12907	US	16/040,249	7/19/2018	10497413	12/3/2019	In force	WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
MP12908	MP12908	US	14/279,712	5/16/2014	9501245	11/2/2016	In Force	SYSTEMS AND METHODS FOR NVME CONTROLLER VIRTUALIZATION TO SUPPORT NVME
MP12908	MP12908TW	TW	104107519	3/10/2015	1625674	6/1/2018	In Force	SYSTEMS AND METHODS FOR NVME CONTROLLER VIRTUALIZATION TO SUPPORT NVME
MP12915	MP12915	US	14/542,393	11/14/2014	10447668	10/5/2019	In Force	PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS WITH PRIORITY P
MP12921	MP12921	US	13/184,159	7/15/2011	8843764	9/23/2014	In Force	Secure Software And Hardware Association Technique
MP12921	MP12921C1	US	14/340,225	7/24/2014	9602182	3/7/2017	In Force	Secure Software And Hardware Association Technique
MP5523	MP5523WOEP	DE	14802361.9	10/30/2014	3065785	12/4/2019	In Force	Managing Idle Mode of Operation in Network Switches

Exhibit B - 2C CAVIUM LLC TO CI Group B

Serial	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP0315	MP0315	US	10/667,197				
MP0375	MP0375D1	US	11/751,593	5,721,2867	7,840,370	In Force	METHOD AND APPARATUS FOR CONTROLLING DATA TRANSFER SET
MP0375	MP0375D1C1	US	12/616,111	11,10,2009	8,856,391	In Force	METHOD AND APPARATUS FOR CONTROLLING DATA TRANSFER SET
MP0452	MP0452	US	10/795,777				
MP0479	MP0479	US	10/801,197				
MP10226	MP10226PR	US	62,7802,113	2,6/2019		Pending	Method and Apparatus for Extendable Hardware Queues
MP10289	MP10289PR	US	62/757,753	11/15/2018		Pending	LOW-POWER SERIALIZER WITH HALF-RATE CLOCKING FOR SERIAL C
MP10295	MP10295C1	US	0			Not Filed	Modular Memory-Like Layout For Ethernet Analog Designs
MP10326	MP10326	US	16/049,732	7/30/2018		Pending	WAKEUP RADIO (WUR) PACKET PREAMBLE DESIGN
MP10383	MP10383C1	US	15/762,628	12/4/2013		Pending	Ethernet Transceiver with PHY-Level Signal-Loss Detector
MP10400	MP1040C1	US	0			Not Filed	TWO DIMENSIONAL MAGNETIC RECORDING (TDMR) OFF-TRACK PER
MP10473	MP10473	US	15/690,803	11/21/2019		Pending	SERIAL MANAGEMENT INTERFACE WITH IMPROVED RELIABILITY
MP10473	MP10473PR	US	62/770,537	11/21/2018		Pending	Reliable SMI Access
MP10482	MP10482PR	US	62/771,879	11/27/2018		Pending	Latency optimization using a Smart Samplers Placement
MP10493	MP10493PR	US	62/814,165	3/5/2019		Pending	Flash Controller
MP10494	MP10494	US	16/583,544	9/26/2019		Pending	POLYGONAL BGA SEMICONDUCTOR PACKAGE
MP10494	MP10494C1	US	0			Not Filed	POLYGONAL BGA SEMICONDUCTOR PACKAGE
MP10495	MP10495	US	16/406,898	5/8/2019		Pending	WIFI BACKOFF TIMER
MP10499	MP10499	US	16/556,378	9/10/2019		Pending	METHOD AND APPARATUS FOR TRANSMITTING SIGNALS OVER ION
MP10500	MP10500	US	16/583,639	9/26/2019		Pending	METHOD AND APPARATUS FOR TESTING A MULTI-DIE INTEGRATED
MP10507	MP10507PR	US	62/770,047	11/20/2018		Pending	SELECT BANDWIDTH - REDUCE EMPTY Q NULL SELECT
MP10508	MP10508PR	US	62/771,890	11/27/2018		Pending	Effective Guaranteed Message Buffering
MP1056	MP1056PR	US	60/794,956				
MP11011	MP11011	US	16/525,105	7/29/2019		Pending	CONTROLLING PERFORMANCE OF A SOLID STATE DRIVE
MP11016	MP11016PR	US	62/790,701	1/10/2019		Pending	EFFICIENT FREQUENCY DOMAIN IMPLEMENTATION FOR FEED FOR
MP11022	MP11022	US	16/526,932	7/30/2019		Pending	Shared Memory Block Configuration
MP11039	MP11039	US	16/560,816	9/4/2019		Pending	CONFIGURABLE HASH-BASED LOOKUP IN NETWORK DEVICES
MP11045	MP11045PR	US	62/790,708	1/10/2019		Pending	ARCHITECTURE FOR SUPPORTING MULTI-SPEED AND MULTI-PORT IP
MP11059	MP11059PR	US	62/836,536	4/19/2019		Pending	OPERATIONS AND MANAGEMENT (OAM) IN ETHERNET NETWORKS
MP11081	MP11081	US	16,697,361	11/27/2019		Pending	NETWORK SWITCH WITH ENDPOINT AND DIRECT MEMORY ACCESS
MP11081	MP11081PR	US	62/772,506	11/28/2018		Pending	PCIE SWITCH CONCEPT FOR AUTOMOTIVE APPLICATIONS
MP11081	MP11081WO	WO	PCT/AU2019/0663	11/27/2019		Pending	NETWORK SWITCH WITH ENDPOINT AND DIRECT MEMORY ACCESS

PATENT

REEL: 057897 FRAME: 0545

Family	IP Right ID	Country	Application Number/ filing Date	Patent Number	Issue Date	IP Right Status	Title
MP11089	MP11089WO	WO	PCT/US2019/059	16/31/2019	Pending		PADDING FOR WAKEUP RADIO (WUR) PACKETS
MP11090	MP11090WO	WO	PCT/IB2019/059	16/26/2019	Pending		Artificial Intelligence-Enabled Management of Storage Media Access
MP11096	MP11096KR	KR	0	16/30/2019	Not Filed		Thermal Compensation for Laser in Heat Assisted Magnetic Recordin
MP11096	MP11096TW	TW	16813929S	16/30/2019	Pending		Thermal Compensation for Laser in Heat Assisted Magnetic Recordin
MP11095	MP11095WO	WO	PCT/US2019/058	16/29/2019	Pending		Thermal Compensation for Laser in Heat Assisted Magnetic Recordin
MP11102	MP11102PR	US	62/808,053	2/20/2019	Pending		High density fractional bit Solid State Drives using coded set partitio
MP11103	MP11103PR	US	62/808,072	2/20/2019	Pending		High density packing of memory cells and diversity gain extraction in
MP11104	MP11104	US	0		Not Filed		Secure WiFi
MP11105	MP11105PR	US	62/778,502	12/12/2018	Pending		Sector based association of STA with AP
MP11108	MP11108PR	US	62/767,999	11/15/2018	Pending		Feedforward iQ Imbalance Correction
MP11113	MP11113	US	0		Not Filed		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11113	MP11113CN	CN	0		Not Filed		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11113	MP11113EP	EP	0		Not Filed		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11113	MP11113KR	KR	0		Not Filed		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11113	MP11113TW	TW	0		Pending		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11119	MP11119PR	US	62/791,553	1/11/2019	Not Filed		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11120	MP11120CN	CN	201911136433.9	11/19/2019	Pending		Method of Using RAID to Recover Data Upon a Program Status Failur
MP11120	MP11120EP	EP	19203668.3	11/18/2019	Pending		Wide Input Common-Mode Folded-Cascode Amplifier with Adaptive
MP11122	MP11122PR	US	62/771,901	11/27/2018	Pending		HYBRID ARO WITH VARYING MODULATION AND CODING
MP11123	MP11123PR	US	62/775,210	12/4/2018	Pending		Fully Flexible Assignment of Interrupt Requests in a Multifunction PC
MP11124	MP11124PR	US	62/775,232	12/4/2018	Pending		EHT Packet Format Designs: DCNA Signaling
MP11125	MP11125	US	16/703,694	12/4/2019	Pending		EHT Packet Format Designs: Masking & CRC generation
MP11125	MP11125PR	US	62/775,781	12/5/2018	Pending		Reducing Offset of a Differential Signal Output by a Capacitive Coupl
MP11125	MP11125SG	SG	10201911728V	12/5/2019	Pending		Circuits and methods for reducing dynamic offset of capacitive coupl
MP11127	MP11127	US	16/702,983	12/4/2019	Pending		Reducing Offset of a Differential Signal Output by a Capacitive Coupl
MP11127	MP11127PR	US	62/775,795	12/5/2018	Pending		Balanced Current Mirrors for Biasing a Magnetic Resistor in a Hard D
MP11128	MP11128PR	US	62/770,086	11/20/2018	Pending		Speed-balanced current mirror for magnetic resistor bias in HDD pre
MP11128	MP11128WO	WO	PCT/IB2019/059	11/19/2019	Pending		DIFFERENT ENCODING/SIGNALING SCHEMES FOR A SEQUENCE OF D
MP11131	MP11131CN	CN	0		Not Filed		SIGNALING OF ENCODING SCHEMES IN PACKETS TRANSMITTED ONE
MP11131	MP11131KR	KR	0		Not Filed		METHOD TO TRANSMIT DATA TO PREAMP THROUGH DIFFERENTIAL
MP11131	MP11131PR	US	62/783,041	12/20/2018	Pending		METHOD TO TRANSMIT DATA TO PREAMP THROUGH DIFFERENTIAL
MP11131	MP11131FR	US	62/783,041	12/20/2018	Pending		METHOD TO TRANSMIT DATA TO PREAMP THROUGH DIFFERENTIAL

PATENT
REEL: 057897 FRAME: 0546

Family	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP1132	MP1132PR	US	62/771,920	11/27/2018		Pending	Plastic non-wave Waveguide with Plastic Foam as insulator
MP1133	MP1133PR	US	62/808,647	2/21/2019		Pending	Distributed Multiple Input Multiple Output (DvMO) at MAC layer
MP1134	MP1134PR	US	62/808,703	2/21/2019		Pending	Dual use of solar cell as memory cell
MP1138	MP1138PR	US	62/780,088	12/14/2018		Pending	WIFI 11ax UL MULTIPLE INPUT MULTIPLE OUTPUT (MU-MIMO) at MAC layer
MP1139	MP1139PR	US	62/758,017	11/15/2018		Pending	General Error Reporting and Handling
MP1142	MP1142PR	US	62/793,598	1/31/2019		Pending	REDUCED SECURITY RISK OF AUTHENTICATION BETWEEN THE HOST
MP1143	MP1143PR	US	62/782,200	12/19/2018		Pending	Breathing Rate Detection System Using WiFi Signals
MP1144	MP1144CN	CN	0			Not Filed	ZONE SERVO SELF SERVO WRITE (SSW) WITH ZONED SPIRAL SERVO
MP1144	MP1144EP	EP	0			Not Filed	ZONE SERVO SELF SERVO WRITE (SSW) WITH ZONED SPIRAL SERVO
MP1144	MP1144KR	KR	0			Not Filed	ZONE SERVO SELF SERVO WRITE (SSW) WITH ZONED SPIRAL SERVO
MP1144	MP1144TW	TW	0			Pending	ZONE SERVO SELF SERVO WRITE (SSW) WITH ZONED SPIRAL SERVO
MP1146	MP1146PR	US	62/803,204	2/8/2019		Pending	Exposed-die Heat-Sink design
MP1148	MP1148	US	0			Not Filed	Drive Health Management
MP1148	MP1148CN	CN	0			Not Filed	Drive Health Management
MP1148	MP1148EP	EP	0			Not Filed	Drive Health Management
MP1148	MP1148KR	KR	0			Not Filed	Drive Health Management
MP1148	MP1148PR	US	62/793,508	1/31/2019		Pending	Drive Health Management
MP1148	MP1148TW	TW	0			Not Filed	Drive Health Management
MP1150	MP1150PR	US	62/808,740	2/21/2019		Pending	BASIC SERVICE SET (BSS) INFORMATION BROADCAST FOR ASSOCIATION
MP1151	MP1151PR	US	62/777,653	12/10/2018		Pending	PROTECTION ON MULTI-MASTER ACCESS TO THE SHARED RESOURCE
MP1152	MP1152PR	US	62/808,743	2/21/2019		Pending	6 GHz BAND CHANNELIZATION
MP1153	MP1153PR	US	62/750,716	1/10/2019		Pending	Automatically track analog front end response by digital method in C
MP1154	MP1154PR	US	62/783,052	12/20/2018		Pending	SHORT PREAMBLE DETECTION AND DOWNSHIFT
MP1155	MP1155PR	US	62/777,659	12/10/2018		Pending	BLOCKCHAIN BASED DECOMMISSIONING HDD/SSDs IN DATA CENTER
MP1155	MP1155PR2	US	62/829,537	4/4/2019		Pending	SELF-ENCRYPTION DRIVE (SED) ARCHITECTURE FOR DATA CENTER
MP1157	MP1157PR	US	62/808,750	2/21/2019		Pending	Method and apparatus to control and observe analog I/Os for testable
MP1158	MP1158PR	US	62/782,221	12/19/2018		Pending	PLACE & ROUTE BLOCKS PORTS LOCATION FOR REUSE
MP1159	MP1159	US	0			Not Filed	SOLID-STATE DRIVE WITH INITIATOR MODE
MP1159	MP11592	US	0			Not Filed	NVMe-of Termination at the Drive Level
MP1159	MP11592CN	CN	0			Not Filed	NVMe-of Termination at the Drive Level
MP1159	MP11592EP	EP	0			Not Filed	NVMe-of Termination at the Drive Level
MP1159	MP11592KR	KR	0			Not Filed	NVMe-of Termination at the Drive Level
MP1159	MP11592TW	TW	0			Not Filed	NVMe-of Termination at the Drive Level

PATENT

REEL: 057897 FRAME: 0547

Family	IP Right ID	Country	Application Number	Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP11159	MP11159CN	CN	0				Not Filed	SOLID-STATE DRIVE (SSD) INITIATOR MODE
MP11159	MP11159EP	EP	0				Not Filed	SOLID-STATE DRIVE (SSD) INITIATOR MODE
MP11159	MP11159KR	KR	0				Not Filed	SOLID-STATE DRIVE (SSD) INITIATOR MODE
MP11159	MP11159PR	US	62/783,060	12/10/2018			Pending	NOTICE OF Termination at the Drive Level
MP11159	MP11159TW	TW	0				Pending	SOLID-STATE DRIVE (SSD) INITIATOR MODE
MP11160	MP11160PR	US	62/850,970	5/21/2019			Pending	Open Loop Feed-Forward Adaptive Bias Power Amplifier
MP11162	MP11162PR	US	62/798,231	1/29/2019			Pending	REDUCED AREA LOW LATENCY LATCH FIRST-IN FIRST OUT (FIFO)
MP11162	MP11162PR	US	62/821,316	3/20/2019			Pending	REDUCED AREA LOW LATENCY LATCH FIRST-IN FIRST OUT (FIFO)
MP11163	MP11163CN	CN	0				Not Filed	forward timestamping
MP11163	MP11163PR	US	62/802,121	2/6/2019			Pending	forward timestamping
MP11165	MP11165PR	US	62/790,724	1/10/2019			Pending	HYBRID TERNARY CONTENT-ADDRESSABLE MEMORY (TCAM) EXACT
MP11167	MP11167PR	US	62/802,126	2/6/2019			Pending	USXGMII PCH SUPPORT
MP11169	MP11169PR	US	62/798,240	1/29/2019			Pending	PROGRAMMABLE HEADER ALTERATION
MP11170	MP11170PR	US	62/791,559	1/11/2019			Pending	LINK LIST CONTROLLER UNIT
MP11173	MP11173PR	US	62/821,813	3/21/2019			Pending	Fast Dynamic Frequency Scaling Phase Locked Loop (PLL) with Wide
MP11174	MP11174PR	US	62/823,497	3/25/2019			Pending	NEW PILOT DESIGN FOR NEXT GENERATION V2K (NGV)
MP11175	MP11175PR	US	62/831,596	4/9/2019			Pending	BASIC SERVICE SET (BSS) WITH MULTIPLE CHANNEL SEGMENTS OR >
MP11175	MP11175PR	US	62/845,749	5/9/2019			Pending	NEXT GENERATION WIRELESS 20MHz OPERATION
MP11178	MP11178PR	US	62/821,135	3/20/2019			Pending	Continuous time amplitude stabilization loop for crystal oscillators
MP11180	MP11180PR	US	62/803,220	2/8/2019			Pending	PACKET ACCUMULATOR
MP11182	MP11182PR	US	62/803,234	2/8/2019			Pending	Operational User Privilege Decrease For Non-Compliant Users
MP11183	MP11183PR	US	62/738,836	11/21/2019			Pending	FLOW ANALYSIS AND MANAGEMENT
MP11185	MP11185PR	US	62/810,215	2/25/2019			Pending	METHOD AND APPARATUS USING A LOGIC ANALYZER TO DEBUG AN
MP11186	MP11186PR	US	62/810,227	2/25/2019			Pending	METHOD AND APPARATUS FOR ACCELERATING MEMORY ACCESS
MP11187	MP11187PR	US	62/810,871	2/26/2019			Pending	Mapping cache methods combining software and hardware
MP12022	MP12022WO	US	12/735,210	9/22/2008	7822655	10/26/2010	In Force	FIBRE CHANNEL CREDIT EXTENDER AND REPEATER
MP12024	MP12024	US	10/310,653	12/5/2002	7248580	7/24/2007	In Force	HARDWARE ENFORCED LOOP LEVEL HARD ZONING FOR FIBRE CHA
MP12123	MP12123PR	US	60/609,910					
MP12157	MP12157PR	US	60/689,655					
MP12186	MP12186	US	11/376,386					
MP12211	MP12211WO	KR	10-2008-700597	12/10/2006			Pending	METHOD AND DECODER FOR TAIL-BITING DECODING
MP12220	MP12220WO	KR	10-2008-760554	3/5/2007	100924061e+12	10/21/2009	In Force	CHANNEL PROFILER AND METHOD OF PROFILING AN INCOMING SIG
MP12225	MP12225WO	KR	10-2008-760553	5/2/2007	100973935	8/3/2010	In Force	METHOD AND APPARATUS FOR CORRECTING LINEAR ERROR PHASE

PATENT

REEL: 057897 FRAME: 0548

Family	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP12237	MP12237	US	11/874,752				DIRECT HARDWARE PROCESSING OF INTERNAL DATA STRUCTURE FI
MP12244	MP12244	US	11/949,755	12/3/2007	8355260	10/8/2013 In Force	SIGNAL PROCESSING UNIT AND METHOD AND CORRESPONDING TR
MP12249	MP12249WO1	IL	207299	1/29/2008		Pending	SYSTEM AND METHOD FOR OPTIMIZING USE OF CHANNEL STATE IN
MP12256	MP12256WO1	WO	PCT/CA2008/060	4/17/2008	DNA	Pending	MEMORY MANAGEMENT IN A NETWORK ADAPTER
MP12263	MP12263	US	12/176,750	7/21/2008	8619558	12/31/2013 In Force	
MP12300	MP12300PR	US	61/224,570				
MP12317	MP12317PR	US	61/330,803				
MP12322	MP12322C1	US	12/822,583				
MP12329	MP12329C1	US	12/881,402				
MP12340	MP12340C1	US	12/974,431				
MP12342	MP12342C1	US	13/012,711				
MP12400	MP12400PR	US	61/589,181				
MP12404	MP12404PR4	US	61/714,597				
MP12404	MP12404PRS	US	61/714,600				
MP12785	MP12785	US	15/455,670	3/9/2017	10402201	9/3/2019 In Force	Method and Apparatus for Detecting Memory Conflicts Using Distin
MP12794	MP12794	US	15/722,986	10/2/2017		Pending	METHOD AND APPARATUS FOR CACHE PRE-FETCH WITH OFFSET DIR
MP12803	MP12803	US	16/186,313	11/9/2018		Pending	SYSTEMS AND METHODS FOR PROGRAMMABLE HARDWARE ARCHIT
MP12803	MP12803-2	US	16/226,508	12/19/2018		Pending	SINGLE INSTRUCTION SET ARCHITECTURE (ISA) FORMAT FOR MULTI
MP12803	MP12803-3	US	16/226,534	12/19/2018		Pending	STREAMING ENGINE FOR MACHINE LEARNING ARCHITECTURE
MP12803	MP12803-4	US	16/226,539	12/19/2018		Pending	ARRAY-BASED INFERENCE ENGINE FOR MACHINE LEARNING
MP12803	MP12803-5	US	16/226,550	12/19/2018		Pending	ARCHITECTURE FOR DENSE OPERATIONS IN MACHINE LEARNING INF
MP12803	MP12803-6	US	16/226,559	12/19/2018		Pending	ARCHITECTURE FOR IRREGULAR OPERATIONS IN MACHINE LEARNIN
MP12803	MP12803-7	US	16/226,564	12/19/2018		Pending	ARCHITECTURE OF CROSSBAR OF INFERENCE ENGINE
MP12827	MP12827	US	16/224,601	12/18/2018		Pending	SYSTEM AND METHOD FOR CROSSBAR OF INFERENCE ENGINE
MP12828	MP12828	US	16/224,638	12/18/2018		Pending	SYSTEM AND METHOD FOR COMPENSATING FOR A DRCP EVENT
MP12828	MP12828-2	US	16/224,638	12/18/2018		Pending	SYSTEM AND METHOD FOR COMPENSATING FOR A DRCP EVENT
MP12829	MP12829	US	16/173,877	10/29/2018		Pending	METHODS AND APPARATUS FOR JOB SCHEDULING IN A PROGRAMM
MP12831	MP12831	US	16/148,796	10/1/2018		Pending	METHODS AND APPARATUS FOR TWO-STAGE ACK/DTX DETECTION
MP12832	MP12832	US	16/384,878	4/15/2019		Pending	Methods and Apparatus for Symbol-to-Symbol Multiplexing of Contr
MP12834	MP12834	US	16/400,932	5/1/2019		Pending	METHODS AND APPARATUS FOR SUB-BLOCK BASED ARCHITECTURE
MP12835	MP12835	US	16/236,455	12/29/2018		Pending	Methods and Apparatus for Providing A Demapping System to Dama
MP12836	MP12836	US	16/404,079	5/6/2019		Pending	METHODS AND APPARATUS FOR PROVIDING A RESOURCE ELEMENT
MP12837	MP12837	US	16/421,917	5/24/2019		Pending	METHODS AND APPARATUS FOR DESCRAMBLING RECEIVED UPLINK
MP12838	MP12838	US	16/427,069	5/30/2019		Pending	

PATENT

REEL: 057897 FRAME: 0549

Family	IP Right ID	Country	Application Number/ filing Date	Patent Number	Issue Date	IP Right Status	Title
MP12839	MP12839	US	15/434,057	6/6/2019	Pending	In Force	METHODS AND APPARATUS FOR COMBINING RECEIVED UPLINK TRA
MP12841	MP12841	US	15/457,863	6/28/2019	Pending	Pending	METHODS AND APPARATUS FOR DECODING RECEIVED UPLINK TRAN
MP12899	MP12899	US	15/595,308	5/15/2017	10/402/228	9/3/2019	Method and Apparatus for Assigning Processing Work in Parallel Co
MP12899	MP1289901	US	16/518,892	7/22/2019	Pending	Pending	Apparatus for Assigning Processing Work in Parallel Computing
MP12924	MP12924	US	15/110,957	8/23/2018	Pending	Pending	Methods And Apparatus For Simultaneous Multiprotocol Processing
MP12930	MP12930	US	16/556,015	9/10/2019	Pending	Pending	METHOD OF CACHE PREFETCHING THAT INCREASES THE HIT RATE O
MP12933	MP12933PR	US	62/841,202	4/30/2019	Pending	Pending	Method and Apparatus for Compressing Incoming Data Stream Usin
MP12934	MP12934PR	US	62/841,207	4/30/2019	Pending	Pending	Method and Apparatus for Compressing Incoming Data Stream via P
MP12935	MP12935CN	CN	0	Not Filed	Pending	Pending	Discovery of Codeword Decoding Order in SIC Receiver Using Reinfo
MP12935	MP12935PR	US	62/843,419	5/4/2019	Not Filed	Not Filed	Methods and Apparatus for Discovering Codeword Decoding Order i
MP12936	MP12936CN	CN	0	Not Filed	Not Filed	Not Filed	Methods and Apparatus for Providing an Adaptive Beam-Forming An
MP12936	MP12936DE	DE	0	Not Filed	Not Filed	Not Filed	Methods and Apparatus for Providing an Adaptive Beam-Forming An
MP12936	MP12936JP	JP	0	Not Filed	Not Filed	Not Filed	Methods and Apparatus for Providing an Adaptive Beam-Forming An
MP12936	MP12936KR	KR	0	Not Filed	Not Filed	Not Filed	Methods and Apparatus for Providing an Adaptive Beam-Forming An
MP12936	MP12936PR	US	62/846,661	5/11/2019	Pending	Pending	Methods and Apparatus for Providing an Adaptive Beam-Forming An
MP12937	MP1293711	US	15/419,994	5/22/2019	Pending	Pending	ARCHITECTURE TO SUPPORT TANH AND SIGMOID OPERATIONS FOR
MP12938	MP1293811	US	16/420,028	5/22/2019	Pending	Pending	ARCHITECTURE FOR TABLE-BASED MATHEMATICAL OPERATIONS FOR
MP12939	MP1293911	US	16/420,103	5/22/2019	Pending	Pending	DATA TRANSMISSION BETWEEN MEMORY AND ON CHIP MEMORY
MP12940	MP1294011	US	16/420,055	5/22/2019	Pending	Pending	ARCHITECTURE TO SUPPORT COLOR SCHEME-BASED SYNCHRONIZA
MP12941	MP1294111	US	16/420,078	5/22/2019	Pending	Pending	ADDRESS INTERLEAVING FOR MACHINE LEARNING
MP12942	MP1294211	US	16/420,092	5/22/2019	Pending	Pending	ARCHITECTURE TO SUPPORT SYNCHRONIZATION BETWEEN CORE A
MP13000	MP13000PR	US	62/850,988	5/21/2019	Pending	Pending	SLEEP TIME COMPUTATION IN IEEE PS MODE
MP13001	MP13001PR	US	62/858,341	5/28/2019	Pending	Pending	Methods and Apparatus for Signal Bandwidth detection in WiFi Syste
MP13002	MP13002PR	US	62/837,093	4/22/2019	Pending	Pending	BLIND EQUALIZER SIGN ERROR LAST MEAN SQUARES (LES) ALGORIT
MP13003	MP13003PR	US	62/850,998	5/21/2019	Pending	Pending	Accelerate Key Access
MP13004	MP13004PR	US	62/816,747	3/11/2019	Pending	Pending	METHODS OF PORTING SYSTEM LEVEL TEST TO AUTOMATED TEST E
MP13006	MP13006PR	US	62/852,580	5/24/2019	Pending	Pending	P-N TRANSISTORS SPEED CHARACTERIZATION-METHOD AND IMPL
MP13007	MP13007PR	US	62/837,100	4/22/2019	Pending	Pending	Solid-State Drive (SSD) ERROR RECOVERY FLOW BASED ON REINF
MP13008	MP13008PR	US	62/816,759	3/11/2019	Pending	Pending	SELF SERVO WRITE PATTERN FREQUENCY MODIFICATION
MP13010	MP13010PR	US	62/816,760	3/11/2019	Pending	Pending	RESOURCE UNIT (RU) INDICATION FOR UPLINK (UL) MULTI-USER (M
MP13011	MP13011PR	US	62/832,741	4/11/2019	Pending	Pending	BASIC SERVICE SET (BSS) WITH MULTIPLE CHANNEL SEGMENTS OR >
MP13012	MP13012PR	US	62/823,504	3/25/2019	Pending	Pending	Next Generation Wireless 20MHz Operation
MP13012	MP13012PR	US	62/831,593	4/9/2019	Pending	Pending	BASIC SERVICE SET (BSS) WITH MULTIPLE CHANNEL SEGMENTS OR >
MP13012	MP13012PR	US	62/876,437	7/3/2019	Pending	Pending	BASIC SERVICE SET (BSS) WITH MULTIPLE CHANNEL SEGMENTS OR >

PATENT

REEL: 057897 FRAME: 0550

Family	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP13013	MP13013PR	US	62/821,933	3/21/2019		Pending	RESOURCE UNIT (RU) INDICATION FOR DOWNLINK (DL) MULTI-USER
MP13014	MP13014CN	CN	201910161978.1		3/6/2019	Pending	A METHOD AND AN APPARATUS FOR WAKING A PHYSICAL LAYER OF
MP13016	MP13016PR	US	62/852,597	5/24/2019		Pending	DUMMY DIE REPLACEMENT FOR PERIPHERAL DIE ON MCM PACKAGE
MP13017	MP13017PR	US	62/821,936		3/21/2019	Pending	ACCESS POINT (AP) COORDINATED ORTHOGONAL FREQUENCY MULT
MP13017	MP13017PR2	US	62/837,106	4/22/2019		Pending	ACCESS POINT (AP) COORDINATED ORTHOGONAL FREQUENCY MULT
MP13017	MP13017PR3	US	62/934,452	11/12/2019		Pending	ACCESS POINT (AP) COORDINATED ORTHOGONAL FREQUENCY MULT
MP13019	MP13019PR	US	62/810,785		2/26/2019	Pending	Random Access Interleaved Sectors for Magnetic Recording
MP13020	MP13020PR	US	62/832,757	4/11/2019		Pending	EXTRA HIGH THROUGHPUT (EHT) AGGREGATED PLCP PROTOCOL DATA
MP13021	MP13021PR	US	62/849,043	5/16/2019		Pending	BASIC SERVICE SET (BSS) OPERATION WITH BAND AGGREGATION - C
MP13021	MP13021PR2	US	62/877,207		7/22/2019	Pending	BASIC SERVICE SET (BSS) OPERATION WITH BAND AGGREGATION - C
MP13025	MP13025PR	US	62/832,764	4/11/2019		Pending	EXTRA HIGH THROUGHPUT (EHT) AGGREGATED PLCP PROTOCOL DATA
MP13026	MP13026PR	US	62/814,195	3/5/2019		Pending	ADAPTIVE SINGLE SOLID-STATE (SSD) CONTROLLER BANDWIDTH TO
MP13027	MP13027	US	16/578,478	9/23/2019		Pending	Multi-Protocol Frame Format
MP13028	MP13028PR	US	62/868,466	6/25/2019		Pending	SYNCHRONOUS WRITE PATTERN FREQUENCY MODIFICATION
MP13029	MP13029PR	US	62/832,768	4/11/2019		Pending	In-band sleep/wake-up command and status
MP13030	MP13030PR	US	62/816,765	3/11/2019		Pending	Full Duplex data transmission via TDMA data transmission over channel
MP13032	MP13032PR	US	62/816,767	3/11/2019		Pending	ASYMMETRICAL AUTOMOTIVE ETHERNET PHY
MP13050	MP13050PR	US	62/934,436	11/12/2019		Pending	DATA CENTER ON WHEELS
MP13051	MP13051	US	0			Not Filed	Peer-to-peer NVMe-of SSD Communication over Fabric Without Host
MP13051	MP13051PR	US	62/818,566	3/14/2019		Pending	Peer-to-peer NVMe-of SSD Communication over Fabric Without Host
MP13052	MP13052PR	US	62/818,621	3/14/2019		Pending	NVMe-of SOLID-STATE DRIVE (SSD)
MP13055	MP13055PR	US	62/866,285	6/25/2019		Pending	Machine Learning Switch for Real Time Automotive System Monitor
MP13058	MP13058PR	US	62/854,812	5/30/2019		Pending	Qualification tests of Channel state information (CSI) Reports in WLAN
MP13060	MP13060PR	US	62/866,192	6/1/2019		Pending	Ring Oscillator-Based Temperature Sensor with Low Supply Sensitivity
MP13061	MP13061PR	US	62/854,820	5/30/2019		Pending	BASIC SERVICE SET (BSS) WITH MULTIPLE CHANNEL SEGMENTS: BA
MP13064	MP13064PR	US	62/934,442	11/12/2019		Pending	RAPID DETECTION OF 100 OR 1000 BASE-T ON SLAVE SIDE
MP13065	MP13065PR	US	62/869,906	7/2/2019		Pending	Multi frequency spiral track
MP13067	MP13067PR	US	62/852,612	5/24/2019		Pending	BASIC SERVICE SET (BSS) WITH BAND AGGREGATION - POWER SAVE
MP13067	MP13067PR2	US	62/879,801	7/29/2019		Pending	BASIC SERVICE SET (BSS) WITH BAND AGGREGATION - POWER SAVE
MP13067	MP13067PR3	US	62/886,812	8/14/2019		Pending	BASIC SERVICE SET (BSS) WITH BAND AGGREGATION - POWER SAVE
MP13067	MP13067PR4	US	62/888,950	8/19/2019		Pending	BASIC SERVICE SET (BSS) WITH BAND AGGREGATION - POWER SAVE
MP13067	MP13067PR5	US	62/897,155	9/6/2019		Pending	BASIC SERVICE SET (BSS) WITH BAND AGGREGATION - POWER SAVE
MP13068	MP13068PR	US	62/854,834	5/30/2019		Pending	TRAFFIC SPECIFICATION ANNOUNCEMENT FOR TARGET WAKE TIME
MP13069	MP13069PR	US	62/857,846	5/5/2019		Pending	VHTSIG EQUALIZATION

PATENT
REEL: 057897 FRAME: 0551

Family	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP13073	MP13073PR	US	62/857,655	6/5/2019	Pending	SPLIT-CASCADE TRANSISTORS TECHNIQUE FOR 50% DUTY CYCLE PASSIVE MIXER	
MP13076	MP13076PR	US	62/852,620	5/24/2019	Pending	HIGH SPEED SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG	
MP13077	MP13077PR	US	62/853,699	6/19/2019	Pending	MULTI-BAND OPERATION; SYNCHRONIZED AND UNSYNCHRONIZED	
MP13079	MP13079PR	US	62/853,713	6/19/2019	Pending	MULTI-BAND OPERATION; SINGLE BAND STATION (STA) AND LEGACY	
MP13081	MP13081PR	US	62/853,535	5/28/2019	Pending	ACCESS POINT (AP) POWER SAVE; BASIC SERVICE SET (BSS) QUIET PERIOD	
MP13082	MP13082PR	US	62/854,841	5/30/2019	Pending	METHOD AND APPARATUS FOR EFFICIENTLY INCREASING THE AVAILABLE BANDWIDTH	
MP13083	MP13083PR	US	62/859,916	7/2/2019	Pending	METHOD OF REAL-TIME INTEGRATED CIRCUIT (IC) CHIP ROBUSTNESS	
MP13085	MP13085PR	US	62/857,561	6/5/2019	Pending	GAIN-BOOSTED TRANSFORMER COUPLED COMMON GATE LOW-NOISE AMPLIFIER	
MP13086	MP13086PR	US	62/857,566	6/5/2019	Pending	HYBRID ARQ (HARQ) TRANSMISSION ENABLER-ENCODER AND PRE-DECODER	
MP13087	MP13087PR	US	62/859,553	6/10/2019	Pending	NULL DATA PACKET (NDP) POWER CONTROL FOR ERROR VECTOR MEMORY	
MP13089	MP13089PR	US	62/859,560	6/10/2019	Pending	BALL GRID ARRAY (BGA) PACKAGE UPPER CONNECTION TO MEMOR	
MP13091	MP13091PR	US	62/868,475	6/25/2019	Pending	ENCODING PROCESS AND PRE-FORWARD ERROR CORRECTION (FEC)	
MP13092	MP13092PR	US	62/869,926	7/2/2019	Pending	LOW LEAKAGE HIGHLY RELIABLE CONTINUOUS DIFFUSION STRUCTURES AND METHODS	
MP13094	MP13094PR	US	62/875,419	7/17/2019	Pending	DIGITALLY ASSISTED PROCESS AND TEMPERATURE AWARE ULTRA-FINE	
MP13096	MP13096PR	US	62/875,432	7/17/2019	Pending	DOUBLE PARTY RAID IMPLEMENTATION IN SSD CONTROLLERS	
MP13099	MP13099PR	US	62/879,781	7/29/2019	Pending	ON-CHIP HIGH DENSITY CAPACITOR STRUCTURES AND METHOD OF MAKING THEM	
MP13101	MP13101PR	US	62/879,789	7/29/2019	Pending	HARDWARE BASED SUCCESSIVE INTERFERENCE CANCELLATION (SIC)	
MP13102	MP13102PR	US	62/886,812	8/14/2019	Pending	IMPLEMENTING TRANSLATION LOOK-ASIDE BUFFER INVALIDATE (TLI)	
MP13105	MP13105PR	US	62/876,452	7/19/2019	Pending	MULTI-LEVEL CORRELATED PREFETCHER FOR AN OUT-OF-ORDER PROCESSOR CORE	
MP13106	MP13106PR	US	62/876,460	7/19/2019	Pending	USING BACKPRESSURE LATENCY TO ADJUST PREFETCH LOOKUP DISTANCE IN OUT-OF-ORDER PREFETCHER	
MP13107	MP13107PR	US	62/876,468	7/19/2019	Pending	VECTOR PREFETCHER IN AN OUT-OF-ORDER CORE	
MP13108	MP13108PR	US	62/876,492	7/19/2019	Pending	LONG-RANGE SCHEDULES FOR AN OUT-OF-ORDER CORE	
MP13109	MP13109PR	US	62/876,499	7/19/2019	Pending	SOFTWARE-DIRECTED OUT-OF-ORDER EXECUTION WITHOUT EXCEPT	
MP13110	MP13110PR	US	62/876,505	7/19/2019	Pending	FREQUENCY SCALING TO REDUCE BOOT TIME	
MP13111	MP13111PR	US	62/875,439	7/17/2019	Pending	OBJECT-ORIENTED MEMORY	
MP13113	MP13113PR	US	62/879,795	7/29/2019	Pending	METHOD FOR SYNCHRONIZING TIME REFERENCES ON MULTIPLE DEVICES	
MP13115	MP13115PR	US	62/871,541	7/8/2019	Pending	BLIND EQUALIZER FOR HIGH ORDER PULSE AMPLITUDE MODULATION	
MP13117	MP13117PR	US	62/927,584	10/29/2019	Pending	PRE-CODE FOR A TWO-WAY ASYMMETRICAL PHY OVER A SINGLE PAIR OF CABLES	
MP13118	MP13118PR	US	62/893,070	8/28/2019	Pending	SYSTEM AND TECHNIQUE FOR IMPROVING RADIATED IMMUNITY AND LOADING INDUCTANCE NOISE CANCELLATION™ TO SOLVE TRANSIENTS	
MP13124	MP13124PR	US	62/936,238	11/15/2019	Pending	APPARATUS OF IMPLEMENTING 2-PORT READ AND 1-PORT WRITE USING BT SR	
MP13125	MP13125PR	US	62/936,244	11/15/2019	Pending	USING MACHINE LEARNING TO MANIPULATE MEMORY ACCESSES TO ALTER A SYSTEM	
MP13127	MP13127PR	US	62/943,682	1/24/2019	Pending	MULTI-BAND OPERATION: AGGREGATE MAC PROTOCOL DATA UNIT	
MP13129	MP13129PR	US	62/943,690	1/24/2019	Pending		
MP13130	MP13130PR	US	62/929,080	10/1/2019	Pending		

REEL: 057897 FRAME: 0552

Family	IP Right ID	Country	Application Number/Filing Date	Patent Number	Issue Date	IP Right Status	Title
MP13130	MP13130PR3	US	62/934,418	11/12/2019	Pending	Pending	MULTI-BAND OPERATION: AGGREGATE MAC PROTOCOL DATA UNIT
MP13143	MP13143PR	US	62/927,598	10/29/2019	Pending	Pending	CROSS ENTROPY BASED ADAPTATION OF LINEAR FINITE IMPULSE RESPONSE
MP13144	MP13144PR	US	62/927,591	10/29/2019	Pending	Pending	CROSS ENTROPY BASED ADAPTATION OF TARGET AND LINEAR FINIT
MP13145	MP13145PR	US	62/943,692	12/4/2019	Pending	Pending	MODIFIED BRANCH METRIC FOR NON-LINEAR FINITE IMPULSE RESP
MP13155	MP13155PR	US	62/916,105	10/16/2019	Pending	Pending	Ultra-Core CPU for High Performance Chips
MP13157	MP13157	US	16/708,085	12/9/2019	Pending	Pending	Self-Encryption Drive (SED)
MP13157	MP13157C1	US	16/708,203	12/9/2019	Pending	Pending	Self-Encryption Drive (SED)
MP13157	MP13157CN	CN	201911262133.5	12/10/2019	Pending	Pending	METHOD AND APPARATUS FOR DECOMMISSIONING A HARD DISK D
MP13157	MP13157EP	EP	1914955.7	12/10/2019	Pending	Pending	METHOD AND APPARATUS FOR DECOMMISSIONING A HARD DISK D
MP13157	MP13157KR	KR	0	12/10/2019	Pending	Pending	METHOD AND APPARATUS FOR DECOMMISSIONING A HARD DISK D
MP13157	MP13157PR	US	62/934,701	11/13/2019	Pending	Pending	METHOD AND APPARATUS FOR DECOMMISSIONING A HARD DISK D
MP13159	MP13159PR	US	62/916,113	10/16/2019	Pending	Pending	Shingled Magnetic Recording using data compression
MP13160	MP13160PR	US	62/912,495	10/8/2019	Pending	Pending	Methodology for Effective Interleaving in Random Access Interleave
MP13166	MP13166	US	0	Not Filed	Not Filed	Not Filed	Method and apparatus for HW efficient implementation of INT9 qua
MP13168	MP13168	US	0	Not Filed	Not Filed	Not Filed	OCM port throttling for bandwidth
MP13169	MP13169	US	0	Not Filed	Not Filed	Not Filed	Mesh architecture for high bandwidth broadcast, multicast network
MP13171	MP13171	US	0	Not Filed	Not Filed	Not Filed	Mechanism to manage power to a power profile by throttling perfor
MP13172	MP13172	US	0	Not Filed	Not Filed	Not Filed	Throttling mechanism for managing thermal and power -- pulse squa
MP13183	MP13183	US	0	Not Filed	Not Filed	Not Filed	INSTRUCTION SCHEDULING ALGORITHM TO PREVENT SIDE-CHANNE
MP13183	MP13183PR	US	62/944,243	12/5/2019	Pending	Pending	INSTRUCTION SCHEDULING ALGORITHM TO PREVENT SIDE-CHANN
MP13184	MP13184	US	0	Not Filed	Not Filed	Not Filed	DYNAMICALLY MARKING INSTRUCTIONS AS SENSITIVE TO ALLOW H
MP13184	MP13184PR	US	62/944,245	12/5/2019	Pending	Pending	DYNAMICALLY MARKING INSTRUCTIONS AS SENSITIVE TO ALLOW H
MP13185	MP13185	US	0	Not Filed	Not Filed	Not Filed	MICROARCHITECTURAL TAG FLOW FOR SENSITIVE INSTRUCTIONS T
MP13185	MP13185PR	US	62/944,251	12/5/2019	Pending	Pending	USE OF RIGHT TO REPLACE TO PROTECT AGAINST PRIME-AND-PROB
MP13186	MP13186	US	0	Not Filed	Not Filed	Not Filed	USE OF RIGHT TO REPLACE TO PROTECT AGAINST PRIME-AND-PROB
MP13186	MP13186PR	US	62/944,263	12/5/2019	Pending	Pending	PREVENTING SIDE-CHANNEL ATTACKS BY INTRODUCING NOISY INST
MP13187	MP13187	US	62/944,265	12/5/2019	Pending	Pending	PREVENTING SIDE-CHANNEL ATTACKS BY INTRODUCING NOISY INST
MP13187	MP13187PR	US	0	Not Filed	Not Filed	Not Filed	PREVENTING SIDE-CHANNEL ATTACKS BY INTRODUCING NOISY INST
MP13189	MP13189	US	0	Not Filed	Not Filed	Not Filed	MICROPARTITIONS TO PREVENT SPECULATION-BASED SECURITY AT
MP13189	MP13189PR	US	62/944,269	12/5/2019	Pending	Pending	MICROPARTITIONS TO PREVENT SPECULATION-BASED SECURITY AT
MP13194	MP13194PR	US	62/936,232	11/15/2019	Pending	Pending	CAR AS AN "OPEN PLATFORM"
MP13206	MP13206PR	US	62/944,274	12/5/2019	Pending	Pending	Using Differential Cache Block Size in the Processor Core and DDR ch
MP13208	MP13208PR	US	62/944,278	12/5/2019	Pending	Pending	Implementing last-level Cache Way Allocation with a Processor Cor

PATENT

REEL: 057897 FRAME: 0553

Family	IP Right ID	Country	Application Number/ filing Date	Patent Number	Issue Date	IP Right Status	Title
MP1477	MP1477	US	10/329,124				
MP2325	MP23251C1	US	13/924,333	6,721,203	3/22/2016	In Force	QUASI-CYCIC LOW-DENSITY PARITY-CHECK (QC-LDPC) ENCODER
MP2522	MP2522PR	US	61/039,772				
MP2744	MP2744C1	US	13/928,771	6,727,203	6/9/2015	In Force	Processing Rasterized Data
MP3004	MP30041C1	US	14/089,501	11,725,203	9/1/2015	In Force	Flash Memory Read Performance
MP3008	MP30081C1	US	14,452,811	8,119,204	8/19/2014	7/4/2017	Apparatuses For Controlling Operation Of A Motor Of An Assembly
MP4563	MP45635JNMa	US	13/457,001	8,767,202	8/27/2013	In Force	METHOD FOR PACKET FLOW CONTROL USING CREDIT PARAMETERS
MP4563	MP45635JNWZ	US	13/950,954	8,777,203	3/31/2015	In Force	METHOD FOR PACKET FLOW CONTROL USING CREDIT PARAMETERS
MP4832	MP4832	US	14/180,990	8,997,105	8/2/2016	In Force	Light Emitting Diodes Generating White Light
MP5208	MP5208PR	US	61/763,344				
MP5348	MP5348PR	US	61/832,067				
MP5424	MP542411	US	15/069,483	9,699,545	7/4/2017	In Force	LOW-POWER METHOD AND CIRCUITRY OF DETERMINING HEADPHONE
MP5433	MP5483	US	14/515,363	10,115,204	Pending		METHODS AND NETWORK DEVICE FOR PERFORMING CUT-THROUGH
MP6385	MP6385	US	15/886,728	2/1/2018	Pending		Methods and Apparatus for Partially Encrypted Firmware

PATENT

REEL: 057897 FRAME: 0554

RECORDED: 10/24/2021