PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT7188154

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	ASSIGNMENT

CONVEYING PARTY DATA

Name	Execution Date
REDPINE SIGNALS, INC.	08/31/2021

RECEIVING PARTY DATA

Name:	CEREMORPHIC, INC.
Street Address:	2107 N. 1ST ST.
Internal Address:	SUITE 540
City:	SAN JOSE
State/Country:	CALIFORNIA
Postal Code:	95131

PROPERTY NUMBERS Total: 1

Property Type	Number
Application Number:	17677198

CORRESPONDENCE DATA

Fax Number: (870)494-3835

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 6506195270

Email: jay@file-ee-patents.com
Correspondent Name: JAY A. CHESAVAGE
Address Line 1: 3833 MIDDLEFIELD RD.

Address Line 4: PALO ALTO, CALIFORNIA 94303

ATTORNEY DOCKET NUMBER:	CER-0070-C1 RP TO CER
NAME OF SUBMITTER:	JAY A. CHESAVAGE
SIGNATURE:	/Jay A. Chesavage/
DATE SIGNED:	02/22/2022

Total Attachments: 5

source=assn_redpine_ceremorphic_signed_20210831#page1.tif source=assn_redpine_ceremorphic_signed_20210831#page2.tif source=assn_redpine_ceremorphic_signed_20210831#page3.tif source=assn_redpine_ceremorphic_signed_20210831#page4.tif source=assn_redpine_ceremorphic_signed_20210831#page5.tif

PATENT 507141310 REEL: 059065 FRAME: 0801

PATENT ASSIGNMENT

This Patent Assignment ("<u>Assignment</u>"), dated as of **Aug 31, 2021** (the "<u>Effective Date</u>"), is entered into by and between Redpine Signals, Inc ("Redpine"), a corporation of California, and Ceremorphic, Inc ("<u>Ceremorphic</u>"), a corporation of California. "Redpine" and "Ceremorphic" may hereinafter be referred to collectively as the "<u>Parties</u>" or individually as a "<u>Party</u>."

RECITALS

WHEREAS, "**Redpine**" is the owner of record of all right, title and interest in and to the following trademark and trademark application (the "<u>Trademarks</u>") listed on EXHIBIT A, and patents and patent applications (the "<u>Patents</u>") listed on EXHIBIT B, and;

WHEREAS, for valuable consideration, and effective Aug 31, 2021, the Parties wish hereby to provide for the transfer of ownership of the Trademarks and Patents from "Redpine" to "Ceremorphic",

NOW THEREFORE, for good and valuable consideration of US \$1.00 (United States One Dollar), the receipt and sufficiency of which is hereby acknowledged, the Parties hereby agree as follows:

"Redpine" hereby assigns, grants and conveys to "Ceremorphic" all of the "Redpine" right, title and interest in and to said Trademarks and to Patents and each of them, and in and to all patent reissues, divisions, continuations, renewals, extensions and continuations-in-part thereof, international patents, patent applications (including national phase applications filed pursuant to any PCT Applications referenced in EXHIBIT B), trademarks, and trademark applications filed thereof, and all rights of "Redpine" associated therewith, including the right to sue for any past infringement.

IN WITNESS WHEREOF, the Parties hereto have executed and delivered this Trademark and Patent Assignment as of the date first hereinabove written.

ASSIGNOR:			
Redpine Signals, Inc.			
2107 N. 1st St.			
Suite 540			
San Jose, Ca. 95131	DocuSigned by:		
By:	venkat Mattela	Date 11/29/2021	
-	0C294F099FD04D2		

Venkat Mattela, CEO, Redpine Signals, Inc.

Assignment from "Redpine" to "Ceremorphic"

PATENT REEL: 059065 FRAME: 0802

1

ASSIGNEE: Ceremorphic, Inc 2107 N. 1st St. Suite 540 San Jose, Ca. 95131

,	DocuSigned by:		
By:	venkat Mattela	Date_	11/29/2021

Venkat Mattela, CEO, Ceremorphic, Inc.

EXHIBIT A - Trademarks	marks				
AttorneyRef	Application s/n FilingDate	FilingDate	PatentNum	IssueDate	Title
tm-Ceremorphic(img)	88268280	1/19/19			CEREMORPHIC (image)
tm-Ceremorphic(word)	88268283	1/19/19			Ceremorphic (text)
tm-flexmac_1	90841085	7/21/21			FLEXMAC
tm-flexmac-aban	87624725	9/27/17			FLEXMAC
tm-flexmath-expired	87624883	9/27/17			FLEXMATH
tm-flexmath-refile	90557828	3/3/21			FLEXMATH
tm-lunimas	87627357	9/29/17			LUNIMAS
tm-neurochain	88449641	5/28/19			NEUROCHAIN
tm-Quantum Machines_1	90841111	7/21/21			QUANTUM MACHINES
tm-Quantum Machines-aban	87451325	5/16/17			QUANTUM MACHINES
tm-queblocks	87826321	3/8/18	5639722	12/25/18	QUEBLOCKS
tm-quecloud	87826388	3/8/18	5735095	4/23/19	QUECLOUD
tm-quessence	87648406	10/17/17	5728859	4/16/19	Quessence
tm-Threadarch	77433464	3/27/08	3637552	6/16/09	THREADARCH
EXHIBIT B - Paten	Patents and Patent Applications	ent Appli	ications		
AttorneyRef	Application s/n FilingDate	FilingDate	PatentNum	IssueDate	Title
CER-0152	17/006,819	8/29/20	11101800	8/24/21	Interlayer Exchange Coupling Logic Cells
CER-0040-C1	16/715,759	12/16/19	10931301	2/23/21	Decompression Engine for Executable Microcontroller Code
CER-0040	16/140,526	9/24/18	10541708	1/21/20	Decompression Engine for Executable Microcontroller Code
CER-0030	15/979,257	5/14/18	10528641	1/7/20	Encoder and Decoder for Transmission of Coefficients to a Neural Network
CER-0010	11/899,557	9/6/07	7761688	7/20/10	MULTIPLE THREAD IN-ORDER ISSUE IN-ORDER COMPLETION DSP AND MICRO-CONTROLLER
CER-0020	12/024,804	2/1/08	7657683	2/2/10	CROSS-THREAD INTERRUPT CONTROLLER FOR A MULTI-THREAD PROCESSOR
CER-0050	15/459,204	3/15/17			Two-Factor Authentication with User-selected Passcode Modification
CER-0050-PCT	PCT/US18/225 35	3/15/18			TWO-FACTOR AUTHENTICATION WITH USER-SELECTED PASSCODE MODIFICATION
CER-0060	16/992,098	8/13/20			System and Method for Flash and RAM allocation for Reduced Power Consumption in a Processor

PATENT REEL: 059065 FRAME: 0804

Architecture for Multiplier Accumulator using Unit Elements for	1/31/21	17/163,493		CER-0271
Nanomagnetic Multiplier using Dipole Nanomagnetic Structures	4/20/21	17/234,814		CER-0250
Interlayer Exchange Coupled Multiplier	4/19/21	17/234,792		CER-0240
Chip to Chip Interconnect Beyond Sealring Boundary	6/26/21	63/215,455	17/588,767	CER-0230
Instruction Cache for multi-thread processor	8/31/21	17/463,535		CER-0220
Chip to Chip Network Routing using DC Bias and Differential Signaling	5/29/21	17/334,703		CER-0214
Chip to Chip Communication routing using Header Amplitude	5/29/21	17/334,704		CER-0213
Interlayer Exchange Coupled Adder	12/8/20	17/114,498		CER-0200
Split Instructions and Operands				
Reconfigurable Multi-Thread Processor for Simultaneous Operations on	3/27/21	17/214,804		CER-0170
Differential Analog Multiplier for a Signed Binary Input	12/31/20	17/139,955		CER-0165
Differential Analog Multiplier-Accumulator	12/31/20	17/139,945		CER-0164
Scaleable Analog Multiplier-Accumulator with Shared Result Bus	12/31/20	17/139,935		CER-0163
Cascade Multiplier using Unit Element Analog Multiplier-Accumulator	12/31/20	17/139,242		CER-0162
Unit Element for Asynchronous Analog Multiplier Accumulator	12/31/20	17/139,226		CER-0161
Interlayer Exchange Coupling Logic Cells	8/29/20	17/006,818		CER-0151
Process for Floating Point Dot Product Multiplier-Accumulator	2/21/21	17/180,856		CER-0122
Floating Point Dot Product Multiplier-Accumulator	2/21/21	17/180,831		CER-0121
Analog Multiplier Accumulator for Dot Product Computation	8/29/20	17/006,815		CER-0110
METHOD AND SYSTEM FOR SAVING POWER IN A REAL TIME HARDWARE PROCESSING UNIT	8/30/21	17/461,923		CER-0100-C1
METHOD AND SYSTEM FOR SAVING POWER IN A REAL TIME HARDWARE PROCESSING UNIT	6/19/19	16/445,238		CER-0100
METHOD AND SYSTEM FOR SAVING POWER IN A REAL TIME HARDWARE PROCESSING UNIT	7/29/18	62/711,555	<	CER-0100-prov
OF A NUMERICAL FILE		,		
METHOD AND APPARATUS FOR COMPRESSION AND DECOMPRESSION	5/12/18	15/978,095		CER-0090
Multi-Threaded Processor with Thread Granularity	9/11/19	62/899,079	V	CER-0070-prov
Multi-Threaded Processor with Thread Granularity	8/3/20	16/945,936		CER-0070
System and Method for Flash and RAM allocation in a Wireless Signal Processor	9/11/19	62/899,084	<	CER-0060-prov
Consumption in a Processor		90		
System and Method for Flash and RAM allocation for Reduced Power	9/11/20	PCT/US20/505 9/11/20		CER-0060-PCT

PATENT REEL: 059065 FRAME: 0805

Modular Analog Multiplier-Accumulator Unit Element for Multi-Layer Neural Networks	10/31/2021	17/515,523	CER-0358
Three Dimensional Interlayer Exchange Coupled Convolution	4/10/21	63/173,412	CER-0360
Analog Multiplier Accumulator with Unit Element Gain Balancing	6/1/21	17/335,206	CER-0357
Chopper Stabilized Bias Unit Element with Binary Weighted Charge Transfer Capacitors	5/31/21	17/334,899	CER-0356
Charge Transfer Capacitors Charge Transfer Capacitors	5/31/21	1//334,890	CER-U355
Charge Transfer Capacitors			
Chopper Stabilized Analog Multiplier Accumulator with Binary Weighted	5/31/21	17/334,887	CER-0354
Rias IInit Flement with Rinary Weighted Charge Transfer Canacitors	5/31/21	17/334 817	CFR_0353
Multiplier-Accumulator Unit Element with Binary Weighted Charge Transfer Capacitors	5/31/21	17/334,816	CER-0352
Architecture for Analog Multiplier-Accumulator with Binary Weighted Charge Transfer Capacitors	5/30/21	17/334,782	CER-0351
Process for Dual Mode Floating Point Multiplier-Accumulator with High Precision Mode for Near Zero Accumulation Results	6/21/21	17/352,374	CER-0344
Accumulation Detection Mode			
Power Saving Floating Point Multiplier-Accumulator With a High Precision	6/21/21	17/352,373	CER-0343
Process for Performing Floating Point Multiply-Accumulate Operations with Precision Based on Exponent Differences for Saving Power	6/21/21	17/352,372	CER-0342
Power Saving Floating Point Multiplier-Accumulator with Precision-Aware Accumulation	6/21/21	17/352,370	CER-0341
Device Authentication using Blockchain	6/26/21	17/359,546	CER-0320
Efficient Storage of Blockchain in Embedded Device	6/26/21	17/359,545	CER-0310
METHOD FOR REDUCING LOST CYCLES AFTER BRANCH MISPREDICTION IN A MULTI-THREAD MICROPROCESSOR	3/27/21	17/214,805	CER-0292
MULTI-THREAD MICROPROCESSOR	7/ 2// 21	1// 214,002	CENTOZDI
Interlayer Exchanged Coupled Nanomagnetic Adder	4/10/21	63/173,397	CER-0280
Successive Approximation Register Using Switched Unit Elements (Fig 5A+)	2/1/21	17/164,689	CER-0275
Bias Differential Unit Element for Binary Weighted Analog Bus (Fig 4A/B)	2/1/21	17/163,588	CER-0274
Layout Structure for Shared Analog Bus in Unit Element Multiplier (Fig 3C)	2/1/21	17/163,556	CER-0273
Differential Unit Element for Multiply-Accumulate Operations on a Shared Charge Transfer Bus (Fig 3A/B)	1/31/21	17/163,494	CER-0272

PATENT
RECORDED: 02/22/2022 REEL: 059065 FRAME: 0806