skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
01/12/2010
Application #:
11460435
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
11/23/2006
Title:
WAFER LEVEL PRE-PACKAGED FLIP CHIP SYSTEMS
2
Patent #:
Issue Dt:
10/05/2010
Application #:
11460445
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
11/16/2006
Title:
WAFER LEVEL PRE-PACKAGED FLIP CHIP SYSTEM
3
Patent #:
Issue Dt:
01/12/2010
Application #:
11460531
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
02/15/2007
Title:
NONVOLATILE MEMORY DEVICE WITH MULTIPLE REFERENCES AND CORRESPONDING CONTROL METHOD
4
Patent #:
Issue Dt:
05/03/2011
Application #:
11460777
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
02/15/2007
Title:
CONFIGURATION OF A MULTILEVEL FLASH MEMORY DEVICE
5
Patent #:
Issue Dt:
07/28/2009
Application #:
11461246
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/25/2007
Title:
DRAM INCLUDING A VERTICAL SURROUND GATE TRANSISTOR
6
Patent #:
Issue Dt:
07/21/2009
Application #:
11461666
Filing Dt:
08/01/2006
Title:
HIGH-DENSITY SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
7
Patent #:
Issue Dt:
03/18/2008
Application #:
11462264
Filing Dt:
08/03/2006
Publication #:
Pub Dt:
11/23/2006
Title:
METHOD AND APPARATUS FOR GENERATING TRAFFIC IN AN ELECTRONIC BRIDGE VIA A LOCAL CONTROLLER
8
Patent #:
Issue Dt:
03/31/2009
Application #:
11462617
Filing Dt:
08/04/2006
Title:
MEMORY ARRAY WITH SURROUNDING GATE ACCESS TRANSISTORS AND CAPACITORS WITH GLOBAL AND STAGGERED LOCAL BIT LINES
9
Patent #:
Issue Dt:
04/27/2010
Application #:
11463260
Filing Dt:
08/08/2006
Publication #:
Pub Dt:
02/14/2008
Title:
HIGH VOLTAGE GENERATOR OF THE DAC-CONTROLLED TYPE
10
Patent #:
Issue Dt:
05/13/2008
Application #:
11464049
Filing Dt:
08/11/2006
Title:
STATE SAVE-ON-POWER-DOWN USING GMR NON-VOLATILE ELEMENTS
11
Patent #:
Issue Dt:
03/03/2009
Application #:
11465262
Filing Dt:
08/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SEMICONDUCTOR WAFER PROCESSING ACCELEROMETER
12
Patent #:
Issue Dt:
04/06/2010
Application #:
11466309
Filing Dt:
08/22/2006
Publication #:
Pub Dt:
12/14/2006
Title:
INTERMESHED GUARD BANDS FOR MULTIPLE VOLTAGE SUPPLY STRUCTURES ON AN INTEGRATED CIRCUIT, AND METHODS OF MAKING SAME
13
Patent #:
Issue Dt:
07/28/2009
Application #:
11469754
Filing Dt:
09/01/2006
Publication #:
Pub Dt:
05/10/2007
Title:
MEMORY ARCHITECTURE
14
Patent #:
Issue Dt:
04/07/2009
Application #:
11470150
Filing Dt:
09/05/2006
Publication #:
Pub Dt:
01/04/2007
Title:
METHODS FOR FORMING SHALLOW TRENCH ISOLATION
15
Patent #:
Issue Dt:
05/13/2008
Application #:
11471007
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/19/2006
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
16
Patent #:
Issue Dt:
06/24/2008
Application #:
11471008
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/19/2006
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
17
Patent #:
Issue Dt:
09/18/2007
Application #:
11471012
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/26/2006
Title:
PREVENTION OF PHOTORESIST SCUMMING
18
Patent #:
Issue Dt:
05/13/2008
Application #:
11471348
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/26/2006
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
19
Patent #:
Issue Dt:
09/11/2007
Application #:
11471354
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHOD AND APPARATUS FOR REDUCING DUTY CYCLE DISTORTION OF AN OUTPUT SIGNAL
20
Patent #:
Issue Dt:
07/12/2011
Application #:
11471772
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
12/27/2007
Title:
MEMORY DEVICES HAVING REDUCED INTERFERENCE BETWEEN FLOATING GATES AND METHODS OF FABRICATING SUCH DEVICES
21
Patent #:
Issue Dt:
11/03/2009
Application #:
11472009
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD OF REMOVING RESIDUAL CONTAMINANTS FROM AN ENVIRONMENT
22
Patent #:
Issue Dt:
06/29/2010
Application #:
11472010
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
12/27/2007
Title:
DIE PACKAGE AND PROBE CARD STRUCTURES AND FABRICATION METHODS
23
Patent #:
Issue Dt:
04/29/2008
Application #:
11472107
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/26/2006
Title:
WORD LINE DRIVER CIRCUITRY AND METHODS FOR USING THE SAME
24
Patent #:
Issue Dt:
10/14/2008
Application #:
11472130
Filing Dt:
06/20/2006
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD TO ALIGN MASK PATTERNS
25
Patent #:
Issue Dt:
01/12/2010
Application #:
11472435
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD FOR AUTOMATED TESTING OF THE MODULATION TRANSFER FUNCTION IN IMAGE SENSORS
26
Patent #:
Issue Dt:
03/03/2009
Application #:
11472598
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHODS OF FORMING CAPACITORS
27
Patent #:
Issue Dt:
06/09/2009
Application #:
11472617
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
11/02/2006
Title:
HIGH DENSITY STEPPED, NON-PLANAR FLASH MEMORY
28
Patent #:
Issue Dt:
09/21/2010
Application #:
11472618
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
02/28/2008
Title:
TEST MODE FOR MULTI-CHIP INTEGRATED CIRCUIT PACKAGES
29
Patent #:
Issue Dt:
08/28/2007
Application #:
11472670
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
10/26/2006
Title:
NO-PRECHARGE FAMOS CELL AND LATCH CIRCUIT IN A MEMORY DEVICE
30
Patent #:
Issue Dt:
04/01/2014
Application #:
11472785
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
11/02/2006
Title:
MEMORY WITH METAL-INSULATOR-METAL TUNNELING PROGRAM AND ERASE
31
Patent #:
Issue Dt:
06/23/2009
Application #:
11472899
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
10/26/2006
Title:
HIGH DENSITY STEPPED, NON-PLANAR FLASH MEMORY
32
Patent #:
Issue Dt:
07/07/2009
Application #:
11472950
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
10/26/2006
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
33
Patent #:
Issue Dt:
03/13/2007
Application #:
11473308
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
12/21/2006
Title:
SENSING OF RESISTANCE VARIABLE MEMORY DEVICES
34
Patent #:
Issue Dt:
04/28/2009
Application #:
11473309
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
07/19/2007
Title:
ERROR DETECTION AND CORRECTION IN A CAM
35
Patent #:
Issue Dt:
10/30/2012
Application #:
11473310
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
01/11/2007
Title:
METHOD FOR STATISTICAL ANALYSIS OF IMAGES FOR AUTOMATIC WHITE BALANCE OF COLOR CHANNEL GAINS FOR IMAGE SENSORS
36
Patent #:
Issue Dt:
07/03/2007
Application #:
11473311
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
12/28/2006
Title:
PARITY-SCANNING AND REFRESH IN DYNAMIC MEMORY DEVICES
37
Patent #:
Issue Dt:
05/13/2008
Application #:
11473465
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
10/26/2006
Title:
USING REDUNDANT MEMORY FOR EXTRA FEATURES
38
Patent #:
Issue Dt:
09/11/2007
Application #:
11473466
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
10/26/2006
Title:
USING REDUNDANT MEMORY FOR EXTRA FEATURES
39
Patent #:
Issue Dt:
10/07/2008
Application #:
11473731
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SYSTEM HAVING SEMICONDUCTOR COMPONENT WITH MULTIPLE STACKED DICE
40
Patent #:
Issue Dt:
04/24/2007
Application #:
11473857
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS OF FORMING SPACED CONDUCTIVE REGIONS, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
41
Patent #:
Issue Dt:
06/09/2009
Application #:
11474436
Filing Dt:
06/26/2006
Publication #:
Pub Dt:
12/27/2007
Title:
METHOD FOR SUBSTANTIALLY UNINTERRUPTED CACHE READOUT
42
Patent #:
Issue Dt:
10/16/2007
Application #:
11474852
Filing Dt:
06/26/2006
Publication #:
Pub Dt:
10/26/2006
Title:
CIRCUIT HAVING A LONG DEVICE CONFIGURED FOR TESTING
43
Patent #:
Issue Dt:
02/03/2009
Application #:
11475312
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
10/26/2006
Title:
ONE-DEVICE NON-VOLATILE RANDOM ACCESS MEMORY CELL
44
Patent #:
Issue Dt:
08/04/2009
Application #:
11475376
Filing Dt:
06/26/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SHIELDING ARRANGEMENT TO PROTECT A CIRCUIT FROM STRAY MAGNETIC FIELDS
45
Patent #:
Issue Dt:
11/18/2008
Application #:
11475585
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
10/26/2006
Title:
Device having reduced chemical mechanical planarization
46
Patent #:
Issue Dt:
02/03/2009
Application #:
11475595
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
11/02/2006
Title:
STABLE PD-SOI DEVICES AND METHODS
47
Patent #:
Issue Dt:
08/09/2011
Application #:
11475798
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
11/02/2006
Title:
STRAINED SEMICONDUCTOR BY FULL WAFER BONDING
48
Patent #:
Issue Dt:
07/24/2007
Application #:
11476016
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
49
Patent #:
Issue Dt:
12/02/2008
Application #:
11476017
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD OF FORMING A CHALCOGENIDE MATERIAL CONTAINING DEVICE
50
Patent #:
Issue Dt:
04/13/2010
Application #:
11476467
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS FOR APPLYING FRONT SIDE AND EDGE PROTECTION MATERIAL TO ELECTRONIC DEVICES AT THE WAFER LEVEL, DEVICES MADE BY THE METHODS, AND SYSTEMS INCLUDING THE DEVICES
51
Patent #:
Issue Dt:
06/16/2009
Application #:
11476471
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
SEMICONDUCTOR DEVICE ASSEMBLIES WITH COMPLIANT SPRING CONTACT STRUCTURES
52
Patent #:
Issue Dt:
03/31/2009
Application #:
11476918
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
02/15/2007
Title:
METHOD OF FORMING MIRRORS BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
53
Patent #:
Issue Dt:
10/07/2008
Application #:
11477164
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
SENSE AMPLIFIER CIRCUIT
54
Patent #:
Issue Dt:
10/30/2007
Application #:
11477217
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
11/02/2006
Title:
COMPLIANT CONTACT PIN TEST ASSEMBLY AND METHODS THEREOF
55
Patent #:
Issue Dt:
06/01/2010
Application #:
11477249
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
MEMORY CELL WITH NEGATIVE DIFFERENTIAL RESISTANCE
56
Patent #:
Issue Dt:
05/06/2008
Application #:
11477287
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
57
Patent #:
Issue Dt:
02/09/2010
Application #:
11477315
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
HIGH-PERFORMANCE ONE-TRANSISTOR MEMORY CELL
58
Patent #:
Issue Dt:
06/28/2011
Application #:
11477685
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD FOR FORMING A HIGH-PERFORMANCE ONE-TRANSISTOR MEMORY CELL
59
Patent #:
Issue Dt:
04/14/2009
Application #:
11477956
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS OF FORMING WIRE BONDS FOR SEMICONDUCTOR CONSTRUCTIONS
60
Patent #:
Issue Dt:
05/05/2009
Application #:
11477958
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
11/02/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS
61
Patent #:
Issue Dt:
01/13/2009
Application #:
11478256
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
11/02/2006
Title:
SPLIT GATE FLASH MEMORY CELL WITH BALLISTIC INJECTION
62
Patent #:
Issue Dt:
04/10/2012
Application #:
11478401
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS FOR EPITAXIAL SILICON GROWTH
63
Patent #:
Issue Dt:
04/12/2011
Application #:
11478715
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS OF FORMING CONDUCTIVE CONTACTS TO SOURCE/DRAIN REGIONS AND METHODS OF FORMING LOCAL INTERCONNECTS
64
Patent #:
Issue Dt:
09/29/2009
Application #:
11479848
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
MEMORY DEVICE TESTING SYSTEM AND METHOD USING COMPRESSED FAIL DATA
65
Patent #:
Issue Dt:
07/24/2007
Application #:
11480127
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
11/09/2006
Title:
LAYOUT FOR NAND FLASH MEMORY ARRAY HAVING REDUCED WORD LINE IMPEDANCE
66
Patent #:
Issue Dt:
11/10/2009
Application #:
11480755
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD AND APPARATUS FOR ATTACHING MICROELECTRONIC SUBSTRATES AND SUPPORT MEMBERS
67
Patent #:
Issue Dt:
07/26/2011
Application #:
11481493
Filing Dt:
07/05/2006
Publication #:
Pub Dt:
11/09/2006
Title:
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
68
Patent #:
Issue Dt:
08/28/2007
Application #:
11481957
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
11/09/2006
Title:
AC SENSING FOR A RESISTIVE MEMORY
69
Patent #:
Issue Dt:
09/28/2010
Application #:
11482244
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
11/30/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS HAVING ANTIREFLECTIVE PORTIONS
70
Patent #:
Issue Dt:
12/04/2007
Application #:
11482308
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
11/09/2006
Title:
INTEGRATED CIRCUIT COOLING AND INSULATING DEVICE AND METHOD
71
Patent #:
Issue Dt:
09/08/2009
Application #:
11482524
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
02/22/2007
Title:
SELF-ADAPTIVE OUTPUT BUFFER BASED ON CHARGE SHARING
72
Patent #:
Issue Dt:
12/01/2009
Application #:
11483002
Filing Dt:
07/06/2006
Publication #:
Pub Dt:
01/10/2008
Title:
SEMICONDUCTOR CONSTRUCTIONS AND ASSEMBLIES, AND ELECTRONIC SYSTEMS
73
Patent #:
Issue Dt:
11/24/2009
Application #:
11483202
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/25/2007
Title:
HIGH DIELECTRIC CONSTANT SPACER FOR IMAGERS
74
Patent #:
Issue Dt:
03/10/2009
Application #:
11483452
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
11/30/2006
Title:
METHOD OF MAKING SEMICONDUCTOR BGA PACKAGE HAVING A SEGMENTED VOLTAGE PLANE
75
Patent #:
Issue Dt:
11/17/2009
Application #:
11483499
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
11/09/2006
Title:
MULTIPLE ERASE BLOCK TAGGING IN A FLASH MEMORY DEVICE
76
Patent #:
Issue Dt:
12/15/2009
Application #:
11483662
Filing Dt:
07/11/2006
Publication #:
Pub Dt:
01/11/2007
Title:
CURRENT LIMIT CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
77
Patent #:
Issue Dt:
09/07/2010
Application #:
11483800
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
ELECTRON INDUCED CHEMICAL ETCHING/DEPOSITION FOR ENHANCED DETECTION OF SURFACE DEFECTS
78
Patent #:
Issue Dt:
02/16/2010
Application #:
11483905
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
11/30/2006
Title:
SEMICONDUCTOR BGA PACKAGE HAVING A SEGMENTED VOLTAGE PLANE
79
Patent #:
Issue Dt:
10/05/2010
Application #:
11483933
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
ELECTRON INDUCED CHEMICAL ETCHING AND DEPOSITION FOR LOCAL CIRCUIT REPAIR
80
Patent #:
Issue Dt:
10/07/2014
Application #:
11484271
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
PITCH REDUCTION TECHNOLOGY USING ALTERNATING SPACER DEPOSITIONS DURING THE FORMATION OF A SEMICONDUCTOR DEVICE AND SYSTEMS INCLUDING SAME
81
Patent #:
Issue Dt:
08/17/2010
Application #:
11484706
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
01/17/2008
Title:
SYSTEM AND APPARATUS PROVIDING ANALYTICAL DEVICE BASED ON SOLID STATE IMAGE SENSOR
82
Patent #:
Issue Dt:
11/09/2010
Application #:
11484854
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
01/25/2007
Title:
DISTRIBUTED PROGRAMMABLE PRIORITY ENCODER CAPABLE OF FINDING THE LONGEST MATCH IN A SINGLE OPERATION
83
Patent #:
Issue Dt:
01/29/2008
Application #:
11485019
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
84
Patent #:
Issue Dt:
02/19/2008
Application #:
11485105
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SYSTEMS AND METHODS FOR FORMING METAL OXIDE LAYERS
85
Patent #:
Issue Dt:
11/18/2008
Application #:
11485218
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SAMPLE AND HOLD MEMORY SENSE AMPLIFIER
86
Patent #:
Issue Dt:
04/01/2008
Application #:
11485592
Filing Dt:
07/11/2006
Publication #:
Pub Dt:
11/09/2006
Title:
CONSTRUCTIONS COMPRISING HAFNIUM OXIDE
87
Patent #:
Issue Dt:
06/23/2009
Application #:
11485593
Filing Dt:
07/11/2006
Publication #:
Pub Dt:
11/09/2006
Title:
METHODS OF FORMING HAFNIUM-CONTAINING MATERIALS
88
Patent #:
Issue Dt:
07/09/2013
Application #:
11485658
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
11/09/2006
Title:
Methods of forming material over substrates
89
Patent #:
Issue Dt:
01/19/2010
Application #:
11485770
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL DIKETONATES AND/OR KETOIMINES
90
Patent #:
Issue Dt:
02/16/2010
Application #:
11485800
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/09/2006
Title:
REAL TIME TESTING USING ON DIE TERMINATION (ODT) CIRCUIT
91
Patent #:
Issue Dt:
12/07/2010
Application #:
11486512
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS OF FORMING VERTICAL TRANSISTOR STRUCTURES
92
Patent #:
Issue Dt:
09/22/2009
Application #:
11486523
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS FOR CONVERTING RETICLE CONFIGURATIONS AND METHODS FOR MODIFYING RETICLES
93
Patent #:
Issue Dt:
08/03/2010
Application #:
11486524
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS OF FORMING VERTICAL TRANSISTOR STRUCTURES
94
Patent #:
Issue Dt:
03/30/2010
Application #:
11486591
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/17/2008
Title:
CURRENT SENSING FOR FLASH
95
Patent #:
Issue Dt:
03/23/2010
Application #:
11486592
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS OF REMOVING METAL-CONTAINING MATERIALS
96
Patent #:
Issue Dt:
03/23/2010
Application #:
11486593
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS OF REMOVING METAL-CONTAINING MATERIALS
97
Patent #:
Issue Dt:
10/13/2009
Application #:
11486597
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
11/16/2006
Title:
FLASH MEMORY WITH METAL-INSULATOR-METAL TUNNELING PROGRAM AND ERASE
98
Patent #:
Issue Dt:
03/23/2010
Application #:
11486608
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/16/2006
Title:
METHODS OF REMOVING METAL-CONTAINING MATERIALS
99
Patent #:
Issue Dt:
07/28/2009
Application #:
11486612
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
11/16/2006
Title:
SPEAKER APPARATUS AND A COMPUTER SYSTEM INCORPORATING SAME
100
Patent #:
Issue Dt:
07/06/2010
Application #:
11486618
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
11/16/2006
Title:
HIGH COUPLING MEMORY CELL
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/23/2024 05:34 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT