|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12007758
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING GROUND AND POWER-SUPPLY PLANES AND A DIELECTRIC LAYER BETWEEN THE GROUND AND POWER-SUPPLY PLANES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12008416
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BIT LINE PRE-CHARGE UNIT SEPARATED FROM DATA REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12008417
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR MEMORY COLUMN DECODER DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12008564
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
DATA BUS POWER-REDUCED SEMICONDUCTOR STORAGE APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
12009521
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
12010109
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
POLISHING APPARATUS INCLUDING SEPARATE RETAINER RINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12010420
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY DEVICES WITH PASSIVATING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12010548
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A PLURALITY OF FUSE ELEMENTS AND ATTENUATION MEMBERS BETWEEN OR AROUND THE PLURALITY OF FUSE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
12012840
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING AND DETECTING INITIALIZATION PATTERNS FOR HIGH SPEED DRAM SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12013205
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
SELF-IDENTIFYING STACKED DIE SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12013598
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
NON-PLANAR FLASH MEMORY ARRAY WITH SHIELDED FLOATING GATES ON SILICON MESAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
12013963
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12014508
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING NAND UNIT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12014598
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
MEMORY APPARATUS AND METHOD USING ERASURE ERROR CORRECTION TO REDUCE POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12014658
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SYSTEM AND DEVICES INCLUDING MEMORY RESISTANT TO PROGRAM DISTURB AND METHODS OF USING, MAKING, AND OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12014854
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
MULTI-LEVEL PROGRAMMABLE PCRAM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
12015311
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
DATA BUS INVERSION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12017308
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
SPINTRONIC DEVICES WITH INTEGRATED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12017905
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
CELL OPERATION MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12018254
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
METHOD TO REDUCE CHARGE BUILDUP DURING HIGH ASPECT RATIO CONTACT ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12018375
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12018442
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
SYSTEM, APPARATUS, AND METHOD FOR SELECTABLE VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
12018550
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH LPDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12018612
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHODS OF FORMING PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12019920
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
VIAS HAVING VARYING DIAMETERS AND FILLS FOR USE WITH A SEMICONDUCTOR DEVICE AND METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12020110
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
NAND FLASH CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12020289
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
COUPLING CANCELLATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12020460
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
RANDOM TELEGRAPH SIGNAL NOISE REDUCTION SCHEME FOR SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12020738
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
STACKED DIE IN DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12020752
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING SIDEWALL SPACERS ON A MEMORY DEVICE, AND DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
12020899
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
CARRIERLESS CHIP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12020967
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CIRCUIT AND METHODS TO PROTECT INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12022211
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE HAVING ELECTRICALLY DISCONNECTED SOLDER BALLS FOR MOUNTING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
12022451
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
DRAM CELL DESIGN WITH FOLDED DIGITLINE ARCHITECTURE AND ANGLED ACTIVE AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12024712
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
USE OF PALLADIUM IN IC MANUFACTURING WITH CONDUCTIVE POLYMER BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12025587
|
Filing Dt:
|
02/04/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
BAND-GAP REFERENCE VOLTAGE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12025623
|
Filing Dt:
|
02/04/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
WAFER PROCESSING INCLUDING DICING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12026155
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
DELAY LOCKED LOOP CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
12026214
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
Method to Produce Nanometer-Sized Features with Directed Assembly of Block Copolymers
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12026693
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
RANK SELECT USING A GLOBAL SELECT PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
12026701
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
RESISTIVE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
12027106
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12027124
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR EXTERNAL TO INTERNAL CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12027824
|
Filing Dt:
|
02/07/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
MAINTENANCE OF AMPLIFIED SIGNALS USING HIGH-VOLTAGE-THRESHOLD TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12028211
|
Filing Dt:
|
02/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12030562
|
Filing Dt:
|
02/13/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
ONE-DIMENSIONAL ARRAYS OF BLOCK COPOLYMER CYLINDERS AND APPLICATIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12031015
|
Filing Dt:
|
02/14/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
METHODS OF FORMING DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12032928
|
Filing Dt:
|
02/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
FUSE DATA ACQUISITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
12033684
|
Filing Dt:
|
02/19/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
MEMORY DEVICE WITH NETWORK ON CHIP METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
12033780
|
Filing Dt:
|
02/19/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
DEVICES INCLUDING FIN TRANSISTORS ROBUST TO GATE SHORTS AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
12033799
|
Filing Dt:
|
02/19/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
SYSTEMS AND DEVICES INCLUDING FIN FIELD-EFFECT TRANSISTORS EACH HAVING U-SHAPED SEMICONDUCTOR FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12033855
|
Filing Dt:
|
02/19/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD FOR MANAGING BAD MEMORY BLOCKS IN A NONVOLATILE-MEMORY DEVICE, AND NONVOLATILE-MEMORY DEVICE IMPLEMENTING THE MANAGEMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12034378
|
Filing Dt:
|
02/20/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12034921
|
Filing Dt:
|
02/21/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHODS OF FORMING DISPERSIONS OF NANOPARTICLES, AND METHODS OF FORMING FLASH MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12035008
|
Filing Dt:
|
02/21/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
RHEOLOGICAL FLUIDS FOR PARTICLE REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
12035552
|
Filing Dt:
|
02/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SINGLE LEVEL CELL PROGRAMMING IN A MULTIPLE LEVEL CELL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12037560
|
Filing Dt:
|
02/26/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12037649
|
Filing Dt:
|
02/26/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
LOW VOLTAGE OPERATION BIAS CURRENT GENERATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12038445
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12038704
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
READING NON-VOLATILE MULTILEVEL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12039268
|
Filing Dt:
|
02/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD OF MANAGING A MEMORY DEVICE EMPLOYING THREE-LEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12039497
|
Filing Dt:
|
02/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
CONDUCTIVE SYSTEMS AND DEVICES INCLUDING WIRES COUPLED TO ANISOTROPIC CONDUCTIVE FILM, AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12041268
|
Filing Dt:
|
03/03/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
I/O CIRCUIT WITH PHASE MIXER FOR SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12041755
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12041766
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
ADAPTIVE OPERATIONAL TRANSCONDUCTANCE AMPLIFIER LOAD COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12041987
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
DOPED ALUMINUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
12042021
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
SELECTIVE THRESHOLD VOLTAGE VERIFICATION AND COMPACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12042070
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR WRITING DATA TO NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12042505
|
Filing Dt:
|
03/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR A POWER GENERATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12042518
|
Filing Dt:
|
03/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
METHOD AND MEMORY DEVICE PROVIDING REDUCED QUANTITY OF INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12043813
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
DEVICES WITH CAVITY-DEFINED GATES AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12043848
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
DEVICES AND METHODS FOR DRIVING A SIGNAL OFF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12044253
|
Filing Dt:
|
03/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHODS OF FORMING TITANIUM-CONTAINING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12045353
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
DIGIT LINE EQUILIBRATION USING ACCESS DEVICES AT THE EDGE OF SUB-ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12045373
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
METHOD OF REDUCING PHOTORESIST DEFECTS DURING FABRICATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12045569
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
FLASH MEMORY WITH RECESSED FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12045590
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
FLASH MEMORY WITH RECESSED FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
12046571
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR SENSING FLASH MEMORY USING DELTA SIGMA MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12046614
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
MICROELECTRONIC COMPONENT ASSEMBLIES WITH RECESSED WIRE BONDS AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12046652
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONTROLLING A DELAY- OR PHASE- LOCKED LOOP AS A FUNCTION OF LOOP FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12047414
|
Filing Dt:
|
03/13/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
MEMORY ARRAY WITH A PAIR OF MEMORY-CELL STRINGS TO A SINGLE CONDUCTIVE PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
12047756
|
Filing Dt:
|
03/13/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
WRITE LATENCY TRACKING USING A DELAY LOCK LOOP IN A SYNCHRONOUS DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12047841
|
Filing Dt:
|
03/13/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
REDUCTION OF PUNCH-THROUGH DISTURB DURING PROGRAMMING OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
12047927
|
Filing Dt:
|
03/13/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
WAVEGUIDE FOR THERMO OPTIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12049036
|
Filing Dt:
|
03/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
MEMORY DEVICE REPAIR APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12049072
|
Filing Dt:
|
03/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY ADAPTIVE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12049604
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
ANALOG SENSING OF MEMORY CELLS WITH A SOURCE FOLLOWER DRIVER IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12049741
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
BALL GRID ARRAY STRUCTURES HAVING TAPE-BASED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
12049942
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY COPY BACK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12050284
|
Filing Dt:
|
03/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
ISOLATION REGIONS FOR SEMICONDUCTOR DEVICES AND THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12050876
|
Filing Dt:
|
03/18/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
CONTROLLING SLEW RATE PERFORMANCE ACROSS DIFFERENT OUTPUT DRIVER IMPEDANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12051620
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHODS OF FORMING RECESSED ACCESS DEVICES ASSOCIATED WITH SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12051723
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
PROGRAMMABLE ON-CHIP LOGIC ANALYZER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12051737
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
APPARATUS AND METHODS FOR TEMPERATURE CALIBRATION AND SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12051745
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
CLOCK DISTRIBUTION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12052039
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
METHODS OF FORMING ELECTRICALLY CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12052124
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
12052228
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
ADJUSTING PROGRAMMING OR ERASE VOLTAGE PULSES IN RESPONSE TO THE NUMBER OF PROGRAMMING OR ERASE FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12052300
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
MEMORY STRUCTURE HAVING VOLATILE AND NON-VOLATILE MEMORY PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12052317
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
SYSTEMS AND DEVICES INCLUDING MULTI-TRANSISTOR CELLS AND METHODS OF USING, MAKING, AND OPERATING THE SAME
|
|