skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/07/2010
Application #:
12402226
Filing Dt:
03/11/2009
Publication #:
Pub Dt:
07/09/2009
Title:
WELL FOR CMOS IMAGER
2
Patent #:
Issue Dt:
01/17/2012
Application #:
12402300
Filing Dt:
03/11/2009
Publication #:
Pub Dt:
09/16/2010
Title:
MEMORY DEVICE HAVING BURIED BOOSTING PLATE AND METHODS OF OPERATING THE SAME
3
Patent #:
Issue Dt:
08/16/2011
Application #:
12402649
Filing Dt:
03/12/2009
Publication #:
Pub Dt:
09/16/2010
Title:
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENTS USING MASKLESS BACK SIDE ALIGNMENT TO CONDUCTIVE VIAS
4
Patent #:
Issue Dt:
05/22/2012
Application #:
12402933
Filing Dt:
03/12/2009
Publication #:
Pub Dt:
09/16/2010
Title:
METHODS AND APPARATUS FOR HIGH DYNAMIC OPERATION OF A PIXEL CELL
5
Patent #:
Issue Dt:
08/31/2010
Application #:
12405574
Filing Dt:
03/17/2009
Publication #:
Pub Dt:
07/09/2009
Title:
METHOD FOR FORMING MEMORY CELL AND DEVICE
6
Patent #:
Issue Dt:
09/07/2010
Application #:
12406532
Filing Dt:
03/18/2009
Publication #:
Pub Dt:
07/16/2009
Title:
INTEGRATED CIRCUIT INSULATORS AND RELATED METHODS
7
Patent #:
Issue Dt:
01/04/2011
Application #:
12407510
Filing Dt:
03/19/2009
Publication #:
Pub Dt:
07/16/2009
Title:
REPRODUCIBLE RESISTANCE VARIABLE INSULATING MEMORY DEVICES HAVING A SHAPED BOTTOM ELECTRODE
8
Patent #:
Issue Dt:
03/22/2011
Application #:
12407615
Filing Dt:
03/19/2009
Publication #:
Pub Dt:
10/15/2009
Title:
MEMORY ARRAY WITH ULTRA-THIN ETCHED PILLAR SURROUND GATE ACCESS TRANSISTORS AND BURIED DATA/BIT LINES
9
Patent #:
Issue Dt:
03/23/2010
Application #:
12408420
Filing Dt:
03/20/2009
Publication #:
Pub Dt:
09/03/2009
Title:
PHASE CHANGE MEMORY
10
Patent #:
Issue Dt:
09/13/2011
Application #:
12408906
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
09/23/2010
Title:
CONFIGURABLE BANDWIDTH MEMORY DEVICES AND METHODS
11
Patent #:
Issue Dt:
08/02/2011
Application #:
12408920
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
07/09/2009
Title:
METHODS FOR FORMING RHODIUM-BASED CHARGE TRAPS AND APPARATUS INCLUDING RHODIUM-BASED CHARGE TRAPS
12
Patent #:
Issue Dt:
02/15/2011
Application #:
12408930
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
09/23/2010
Title:
CLOCK DISTRIBUTION NETWORK
13
Patent #:
Issue Dt:
05/10/2011
Application #:
12409076
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
09/23/2010
Title:
DRAM UNIT CELLS, CAPACITORS, METHODS OF FORMING DRAM UNIT CELLS, AND METHODS OF FORMING CAPACITORS
14
Patent #:
Issue Dt:
05/10/2011
Application #:
12409305
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
07/16/2009
Title:
INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS
15
Patent #:
Issue Dt:
09/18/2012
Application #:
12409308
Filing Dt:
03/23/2009
Publication #:
Pub Dt:
09/23/2010
Title:
METHODS OF FORMING PATTERNS ON SUBSTRATES
16
Patent #:
Issue Dt:
01/19/2010
Application #:
12409740
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
07/16/2009
Title:
METHOD FOR ACCESSING IN READING, WRITING AND PROGRAMMING TO A NAND NON-VOLATILE MEMORY ELECTRONIC DEVICE MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
17
Patent #:
Issue Dt:
05/25/2010
Application #:
12409902
Filing Dt:
03/24/2009
Title:
METHODS OF FORMING COPPER-COMPRISING CONDUCTIVE LINES IN THE FABRICATION OF INTEGRATED CIRCUITRY
18
Patent #:
Issue Dt:
10/09/2012
Application #:
12409906
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
07/16/2009
Title:
MOLYBDENUM-DOPED INDIUM OXIDE STRUCTURES AND METHODS
19
Patent #:
NONE
Issue Dt:
Application #:
12410005
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
SOLID STATE DRIVES AND METHODS OF OPERATION
20
Patent #:
Issue Dt:
08/03/2010
Application #:
12410179
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
07/16/2009
Title:
INTEGRATED CIRCUITRY
21
Patent #:
Issue Dt:
04/03/2012
Application #:
12410207
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
DEVICES AND SYSTEMS RELATING TO A MEMORY CELL HAVING A FLOATING BODY
22
Patent #:
Issue Dt:
08/21/2012
Application #:
12410288
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
APPARATUS AND METHOD FOR BUFFERED WRITE COMMANDS IN A MEMORY
23
Patent #:
Issue Dt:
05/24/2011
Application #:
12410343
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
24
Patent #:
Issue Dt:
12/21/2010
Application #:
12410545
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
07/16/2009
Title:
LOCAL COARSE DELAY UNITS
25
Patent #:
Issue Dt:
10/11/2011
Application #:
12410696
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
09/30/2010
Title:
ERASE CYCLE COUNTER USAGE IN A MEMORY DEVICE
26
Patent #:
Issue Dt:
02/04/2014
Application #:
12410704
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
10/08/2009
Title:
QUEUE PROCESSING METHOD
27
Patent #:
Issue Dt:
06/07/2011
Application #:
12410906
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
07/16/2009
Title:
OUTPUT DRIVER ROBUST TO DATA DEPENDENT NOISE
28
Patent #:
Issue Dt:
08/02/2011
Application #:
12410984
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
07/16/2009
Title:
METHODS AND TOOLS FOR CONTROLLING THE REMOVAL OF MATERIAL FROM MICROFEATURE WORKPIECES
29
Patent #:
Issue Dt:
05/19/2015
Application #:
12411453
Filing Dt:
03/26/2009
Publication #:
Pub Dt:
09/30/2010
Title:
Password Accessible Microelectronic Memory
30
Patent #:
Issue Dt:
06/16/2015
Application #:
12411784
Filing Dt:
03/26/2009
Title:
Enabling A Secure Boot From Non-Volatile Memory
31
Patent #:
Issue Dt:
09/18/2012
Application #:
12411974
Filing Dt:
03/26/2009
Publication #:
Pub Dt:
10/01/2009
Title:
MULTIPORT MEMORY AND INFORMATION PROCESSING SYSTEM
32
Patent #:
Issue Dt:
05/28/2013
Application #:
12412026
Filing Dt:
03/26/2009
Publication #:
Pub Dt:
09/30/2010
Title:
METHOD AND APPARATUS PROVIDING COMBINED SPACER AND OPTICAL LENS ELEMENT
33
Patent #:
NONE
Issue Dt:
Application #:
12412829
Filing Dt:
03/27/2009
Publication #:
Pub Dt:
09/30/2010
Title:
CONTROL SIGNAL OUTPUT PIN TO INDICATE MEMORY INTERFACE CONTROL FLOW
34
Patent #:
Issue Dt:
11/16/2010
Application #:
12412906
Filing Dt:
03/27/2009
Publication #:
Pub Dt:
09/10/2009
Title:
METHOD OF FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH INTERCONNECTS
35
Patent #:
Issue Dt:
08/20/2013
Application #:
12415973
Filing Dt:
03/31/2009
Title:
MEMORY DEVICES HAVING DATA FLOW PIPELINING
36
Patent #:
Issue Dt:
08/07/2012
Application #:
12415991
Filing Dt:
03/31/2009
Publication #:
Pub Dt:
09/30/2010
Title:
HIERARCHICAL MEMORY ARCHITECTURE TO CONNECT MASS STORAGE DEVICES
37
Patent #:
Issue Dt:
11/05/2013
Application #:
12416000
Filing Dt:
03/31/2009
Publication #:
Pub Dt:
09/30/2010
Title:
HIERARCHICAL MEMORY ARCHITECTURE USING A CONCENTRATOR DEVICE
38
Patent #:
Issue Dt:
08/27/2013
Application #:
12416022
Filing Dt:
03/31/2009
Publication #:
Pub Dt:
09/30/2010
Title:
HIERARCHICAL MEMORY ARCHITECTURE WITH A PHASE-CHANGE MEMORY (PCM) CONTENT ADDRESSABLE MEMORY (CAM)
39
Patent #:
Issue Dt:
05/22/2012
Application #:
12416094
Filing Dt:
03/31/2009
Publication #:
Pub Dt:
09/30/2010
Title:
HIGH RATE SELECTIVE POLYMER GROWTH ON A SUBSTRATE
40
Patent #:
Issue Dt:
11/22/2011
Application #:
12416609
Filing Dt:
04/01/2009
Publication #:
Pub Dt:
10/07/2010
Title:
MICROELECTRONIC DEVICE WAFERS AND METHODS OF MANUFACTURING
41
Patent #:
Issue Dt:
06/28/2011
Application #:
12416761
Filing Dt:
04/01/2009
Publication #:
Pub Dt:
10/07/2010
Title:
WRITE COMMAND AND WRITE DATA TIMING CIRCUIT AND METHODS FOR TIMING THE SAME
42
Patent #:
Issue Dt:
11/02/2010
Application #:
12416822
Filing Dt:
04/01/2009
Publication #:
Pub Dt:
10/07/2010
Title:
CLOCK JITTER COMPENSATED CLOCK CIRCUITS AND METHODS FOR GENERATING JITTER COMPENSATED CLOCK SIGNALS
43
Patent #:
Issue Dt:
05/17/2011
Application #:
12417038
Filing Dt:
04/02/2009
Publication #:
Pub Dt:
10/07/2010
Title:
METHODS OF SEMICONDUCTOR PROCESSING INVOLVING FORMING DOPED POLYSILICON ON UNDOPED POLYSILICON
44
Patent #:
Issue Dt:
05/03/2011
Application #:
12417128
Filing Dt:
04/02/2009
Publication #:
Pub Dt:
08/20/2009
Title:
VERTICAL WRAP-AROUND-GATE FIELD-EFFECT-TRANSISTOR FOR HIGH DENSITY, LOW VOLTAGE LOGIC AND MEMORY ARRAY
45
Patent #:
Issue Dt:
07/24/2012
Application #:
12417390
Filing Dt:
04/02/2009
Publication #:
Pub Dt:
10/07/2010
Title:
EXTENDED SINGLE-BIT ERROR CORRECTION AND MULTIPLE-BIT ERROR DETECTION
46
Patent #:
Issue Dt:
10/04/2011
Application #:
12419014
Filing Dt:
04/06/2009
Publication #:
Pub Dt:
08/06/2009
Title:
METHODS OF FORMING DRAM MEMORY CELLS
47
Patent #:
Issue Dt:
11/09/2010
Application #:
12419029
Filing Dt:
04/06/2009
Publication #:
Pub Dt:
07/30/2009
Title:
MICROELECTRONIC DEVICES AND METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC DEVICES
48
Patent #:
Issue Dt:
12/14/2010
Application #:
12419208
Filing Dt:
04/06/2009
Publication #:
Pub Dt:
08/06/2009
Title:
SELECTIVE EPITAXY VERTICAL INTEGRATED CIRCUIT COMPONENTS AND METHODS
49
Patent #:
Issue Dt:
04/19/2011
Application #:
12419658
Filing Dt:
04/07/2009
Publication #:
Pub Dt:
10/07/2010
Title:
METHODS, DEVICES, AND SYSTEMS RELATING TO MEMORY CELLS HAVING A FLOATING BODY
50
Patent #:
Issue Dt:
10/01/2013
Application #:
12419744
Filing Dt:
04/07/2009
Publication #:
Pub Dt:
10/07/2010
Title:
PHOTOLITHOGRAPHY SYSTEMS AND ASSOCIATED METHODS OF SELECTIVE DIE EXPOSURE
51
Patent #:
Issue Dt:
07/10/2012
Application #:
12419807
Filing Dt:
04/07/2009
Publication #:
Pub Dt:
10/07/2010
Title:
METHODS OF FORMING TRANSISTOR GATE CONSTRUCTIONS, METHODS OF FORMING NAND TRANSISTOR GATE CONSTRUCTIONS, AND METHODS FORMING DRAM TRANSISTOR GATE CONSTRUCTIONS
52
Patent #:
Issue Dt:
12/28/2010
Application #:
12420613
Filing Dt:
04/08/2009
Publication #:
Pub Dt:
10/14/2010
Title:
METHODS OF FORMING A PLURALITY OF CAPACITORS
53
Patent #:
Issue Dt:
11/08/2011
Application #:
12421093
Filing Dt:
04/09/2009
Publication #:
Pub Dt:
10/14/2010
Title:
MEMORY CONTROLLERS, MEMORY SYSTEMS, SOLID STATE DRIVES AND METHODS FOR PROCESSING A NUMBER OF COMMANDS
54
Patent #:
Issue Dt:
05/10/2011
Application #:
12421916
Filing Dt:
04/10/2009
Publication #:
Pub Dt:
10/14/2010
Title:
STRONTIUM RUTHENIUM OXIDE INTERFACE
55
Patent #:
Issue Dt:
11/09/2010
Application #:
12421950
Filing Dt:
04/10/2009
Publication #:
Pub Dt:
07/30/2009
Title:
CAPACITORLESS DRAM ON BULK SILICON
56
Patent #:
Issue Dt:
08/03/2010
Application #:
12422580
Filing Dt:
04/13/2009
Publication #:
Pub Dt:
08/13/2009
Title:
COMBINED VOLATILE AND NON-VOLATILE MEMORY DEVICE WITH GRADED COMPOSITION INSULATOR STACK
57
Patent #:
Issue Dt:
12/13/2011
Application #:
12423226
Filing Dt:
04/14/2009
Publication #:
Pub Dt:
10/14/2010
Title:
METHOD FOR WRITING TO AND ERASING A NON-VOLATILE MEMORY
58
Patent #:
Issue Dt:
10/25/2011
Application #:
12424392
Filing Dt:
04/15/2009
Publication #:
Pub Dt:
08/13/2009
Title:
TRANSISTORS, SEMICONDUCTOR DEVICES, ASSEMBLIES AND CONSTRUCTIONS
59
Patent #:
Issue Dt:
04/03/2012
Application #:
12424411
Filing Dt:
04/15/2009
Publication #:
Pub Dt:
10/21/2010
Title:
METHODS OF FORMING A TELLURIUM ALKOXIDE AND METHODS OF FORMING A MIXED HALIDE-ALKOXIDE OF TELLURIUM
60
Patent #:
Issue Dt:
01/03/2012
Application #:
12424455
Filing Dt:
04/15/2009
Publication #:
Pub Dt:
08/06/2009
Title:
TRANSISTOR GATE FORMING METHODS AND INTEGRATED CIRCUITS
61
Patent #:
Issue Dt:
05/29/2012
Application #:
12424726
Filing Dt:
04/16/2009
Publication #:
Pub Dt:
10/21/2010
Title:
METHODS FOR FABRICATING SEMICONDUCTOR COMPONENTS USING THINNING AND BACK SIDE LASER PROCESSING
62
Patent #:
Issue Dt:
12/04/2012
Application #:
12424766
Filing Dt:
04/16/2009
Publication #:
Pub Dt:
10/21/2010
Title:
DATA RECOVERY IN A SOLID STATE STORAGE SYSTEM
63
Patent #:
Issue Dt:
02/05/2013
Application #:
12425139
Filing Dt:
04/16/2009
Publication #:
Pub Dt:
10/21/2010
Title:
MULTIPLE-LEVEL MEMORY CELLS AND ERROR DETECTION
64
Patent #:
Issue Dt:
02/08/2011
Application #:
12425771
Filing Dt:
04/17/2009
Publication #:
Pub Dt:
08/13/2009
Title:
IMAGING DEVICES HAVING A LAYER OF PIXEL COMPONENT MATERIAL WITH DISCRETE CONSTRUCTS FOR OPERATING ELECTRICAL PIXEL COMPONENTS AND METHODS OF FORMING THE SAME
65
Patent #:
Issue Dt:
01/25/2011
Application #:
12425867
Filing Dt:
04/17/2009
Publication #:
Pub Dt:
08/13/2009
Title:
NON-VOLATILE MEMORY WITH ERROR DETECTION
66
Patent #:
Issue Dt:
08/10/2010
Application #:
12426662
Filing Dt:
04/20/2009
Publication #:
Pub Dt:
08/13/2009
Title:
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
67
Patent #:
Issue Dt:
12/14/2010
Application #:
12426689
Filing Dt:
04/20/2009
Publication #:
Pub Dt:
08/20/2009
Title:
NON-VOLATILE ONE TIME PROGRAMMABLE MEMORY
68
Patent #:
Issue Dt:
06/14/2011
Application #:
12427461
Filing Dt:
04/21/2009
Publication #:
Pub Dt:
08/13/2009
Title:
REPAIRABLE BLOCK REDUNDANCY SCHEME
69
Patent #:
Issue Dt:
11/27/2012
Application #:
12427706
Filing Dt:
04/21/2009
Publication #:
Pub Dt:
10/21/2010
Title:
NON-VOLATILE MEMORY WITH EXTENDED ERROR CORRECTION PROTECTION
70
Patent #:
Issue Dt:
09/14/2010
Application #:
12428332
Filing Dt:
04/22/2009
Publication #:
Pub Dt:
08/13/2009
Title:
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
71
Patent #:
Issue Dt:
04/23/2013
Application #:
12429109
Filing Dt:
04/23/2009
Publication #:
Pub Dt:
10/28/2010
Title:
RAPID THERMAL PROCESSING SYSTEMS AND METHODS FOR TREATING MICROELECTRONIC SUBSTRATES
72
Patent #:
Issue Dt:
03/29/2011
Application #:
12430282
Filing Dt:
04/27/2009
Publication #:
Pub Dt:
10/28/2010
Title:
METHODS FOR PROGRAMMING A MEMORY DEVICE AND MEMORY DEVICES USING INHIBIT VOLTAGES THAT ARE LESS THAN A SUPPLY VOLTAGE
73
Patent #:
Issue Dt:
03/19/2013
Application #:
12430480
Filing Dt:
04/27/2009
Publication #:
Pub Dt:
10/29/2009
Title:
METHOD OF PROCESSING DATA PACKETS
74
Patent #:
Issue Dt:
01/11/2011
Application #:
12431181
Filing Dt:
04/28/2009
Publication #:
Pub Dt:
08/20/2009
Title:
NOVEL TRANSMISSION LINES FOR CMOS INTEGRATED CIRCUITS
75
Patent #:
Issue Dt:
12/14/2010
Application #:
12431491
Filing Dt:
04/28/2009
Publication #:
Pub Dt:
08/20/2009
Title:
SEMICONDUCTOR CONSTRUCTIONS
76
Patent #:
Issue Dt:
01/04/2011
Application #:
12431519
Filing Dt:
04/28/2009
Publication #:
Pub Dt:
10/28/2010
Title:
ACHROMATIC LENS STRUCTURE, METHOD OF FABRICATION, AND IMAGING DEVICES AND SYSTEMS USING THE SAME
77
Patent #:
Issue Dt:
07/05/2011
Application #:
12432267
Filing Dt:
04/29/2009
Publication #:
Pub Dt:
08/20/2009
Title:
CONTROL OF A VARIABLE DELAY LINE USING LINE ENTRY POINT TO MODIFY LINE POWER SUPPLY VOLTAGE
78
Patent #:
Issue Dt:
10/08/2013
Application #:
12432497
Filing Dt:
04/29/2009
Publication #:
Pub Dt:
09/24/2009
Title:
METHODS OF FORMING LINES OF CAPACITORLESS ONE TRANSISTOR DRAM CELLS, METHODS OF PATTERNING SUBSTRATES, AND METHODS OF FORMING TWO CONDUCTIVE LINES
79
Patent #:
Issue Dt:
08/21/2012
Application #:
12432610
Filing Dt:
04/29/2009
Publication #:
Pub Dt:
11/04/2010
Title:
CONFIGURABLE MULTI-PORT MEMORY DEVICES AND METHODS
80
Patent #:
Issue Dt:
08/10/2010
Application #:
12433225
Filing Dt:
04/30/2009
Publication #:
Pub Dt:
09/10/2009
Title:
LINEAR DISTRIBUTED PIXEL DIFFERENTIAL AMPLIFIER HAVING MIRRORED INPUTS
81
Patent #:
Issue Dt:
02/04/2014
Application #:
12434371
Filing Dt:
05/01/2009
Publication #:
Pub Dt:
08/27/2009
Title:
MEMORY SYSTEM WITH USER CONFIGURABLE DENSITY/PERFORMANCE OPTION
82
Patent #:
Issue Dt:
08/09/2011
Application #:
12434600
Filing Dt:
05/01/2009
Title:
METHOD AND APPARATUSES FOR MANAGING DOUBLE DATA RATE IN NON-VOLATILE MEMORY
83
Patent #:
Issue Dt:
02/07/2012
Application #:
12434882
Filing Dt:
05/04/2009
Publication #:
Pub Dt:
08/27/2009
Title:
METHOD FOR INCREASING ETCH RATE DURING DEEP SILICON DRY ETCH
84
Patent #:
Issue Dt:
03/29/2011
Application #:
12434912
Filing Dt:
05/04/2009
Publication #:
Pub Dt:
08/27/2009
Title:
RELAXED-PITCH METHOD OF ALIGNING ACTIVE AREA TO DIGIT LINE
85
Patent #:
Issue Dt:
10/19/2010
Application #:
12435206
Filing Dt:
05/04/2009
Publication #:
Pub Dt:
09/03/2009
Title:
MEMORY DEVICE INTERNAL PARAMETER RELIABILITY
86
Patent #:
Issue Dt:
07/17/2012
Application #:
12435986
Filing Dt:
05/05/2009
Title:
METHOD AND APPARATUS FOR PREVENTING FOREGROUND ERASE OPERATIONS IN ELECTRICALLY WRITABLE MEMORY DEVICES
87
Patent #:
Issue Dt:
01/03/2012
Application #:
12436003
Filing Dt:
05/05/2009
Publication #:
Pub Dt:
08/27/2009
Title:
QUANTIZING CIRCUITS WITH VARIABLE PARAMETERS
88
Patent #:
Issue Dt:
08/02/2011
Application #:
12436262
Filing Dt:
05/06/2009
Publication #:
Pub Dt:
11/11/2010
Title:
METHODS OF FORMING A PLURALITY OF CONDUCTIVE LINES IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FORMING AN ARRAY OF CONDUCTIVE LINES, AND INTEGRATED CIRCUITRY
89
Patent #:
Issue Dt:
08/28/2012
Application #:
12436282
Filing Dt:
05/06/2009
Publication #:
Pub Dt:
09/03/2009
Title:
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT
90
Patent #:
Issue Dt:
03/28/2017
Application #:
12436683
Filing Dt:
05/06/2009
Publication #:
Pub Dt:
11/11/2010
Title:
REFERENCE VOLTAGE CIRCUITS AND ON-DIE TERMINATION CIRCUITS, METHODS FOR UPDATING THE SAME, AND METHODS FOR TRACKING SUPPLY, TEMPERATURE, AND/OR PROCESS VARIATION
91
Patent #:
Issue Dt:
09/14/2010
Application #:
12436936
Filing Dt:
05/07/2009
Publication #:
Pub Dt:
08/27/2009
Title:
METHODS OF DEPOSITING MATERIALS OVER SUBSTRATES, AND METHODS OF FORMING LAYERS OVER SUBSTRATES
92
Patent #:
Issue Dt:
07/17/2012
Application #:
12436955
Filing Dt:
05/07/2009
Publication #:
Pub Dt:
11/11/2010
Title:
MULTIPLE LEVEL PROGRAM VERIFY IN A MEMORY DEVICE
93
Patent #:
Issue Dt:
08/23/2011
Application #:
12437175
Filing Dt:
05/07/2009
Publication #:
Pub Dt:
08/27/2009
Title:
ISOLATION CIRCUIT
94
Patent #:
Issue Dt:
02/01/2011
Application #:
12437201
Filing Dt:
05/07/2009
Publication #:
Pub Dt:
08/27/2009
Title:
METHOD FOR SUBSTANTIALLY UNINTERRUPTED CACHE READOUT
95
Patent #:
Issue Dt:
10/08/2013
Application #:
12442392
Filing Dt:
02/22/2010
Publication #:
Pub Dt:
07/01/2010
Title:
PHASE CHANGE MEMORY DEVICE
96
Patent #:
Issue Dt:
05/17/2011
Application #:
12453652
Filing Dt:
05/18/2009
Publication #:
Pub Dt:
11/26/2009
Title:
DUTY CORRECTION CIRCUIT
97
Patent #:
Issue Dt:
11/09/2010
Application #:
12457962
Filing Dt:
06/26/2009
Publication #:
Pub Dt:
10/29/2009
Title:
SEMICONDUCTOR MEMORY DEVICE
98
Patent #:
Issue Dt:
06/12/2012
Application #:
12463329
Filing Dt:
05/08/2009
Title:
SIGNAL SHIFTING TO ALLOW INDEPENDENT CONTROL OF IDENTICAL STACKED MEMORY MODULES
99
Patent #:
Issue Dt:
02/28/2012
Application #:
12463619
Filing Dt:
05/11/2009
Publication #:
Pub Dt:
09/03/2009
Title:
LOCALIZED COMPRESSIVE STRAINED SEMICONDUCTOR
100
Patent #:
Issue Dt:
08/31/2010
Application #:
12463685
Filing Dt:
05/11/2009
Publication #:
Pub Dt:
09/03/2009
Title:
OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA)
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/23/2024 07:44 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT