|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
10751916
|
Filing Dt:
|
01/07/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
HIGH PERFORMANCE STRAINED SILICON FINFETS DEVICE AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10754320
|
Filing Dt:
|
01/08/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
DISCRIMINATIVE SOI WITH OXIDE HOLES UNDERNEATH DC SOURCE/DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
10754515
|
Filing Dt:
|
01/12/2004
|
Title:
|
FINFET DEVICE WITH MULTIPLE FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10755344
|
Filing Dt:
|
01/13/2004
|
Title:
|
FINFET DEVICE WITH MULTIPLE CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
10755602
|
Filing Dt:
|
01/12/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH MINIMIZED STRAINED SILICON CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10755692
|
Filing Dt:
|
01/12/2004
|
Title:
|
CONTROLLING WRITES TO NON-RENAMED REGISTER SPACE IN AN OUT-OF-ORDER EXECUTION MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10755763
|
Filing Dt:
|
01/12/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
Method of fabricating an integrated circuit channel region
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10755816
|
Filing Dt:
|
01/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR THERMO-OPTIC MODULATION OF OPTICAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10758724
|
Filing Dt:
|
01/16/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
LOW K AND ULTRA LOW K SICOH DIELECTRIC FILMS AND METHODS TO FORM THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10759170
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
PROTECTION OF LOW-K ILD DURING DAMASCENE PROCESSING WITH THIN LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10761009
|
Filing Dt:
|
01/20/2004
|
Title:
|
METHOD FOR FORMING A THIN, HIGH QUALITY BUFFER LAYER IN A FIELD EFFECT TRANSISTOR AND RELATED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10761374
|
Filing Dt:
|
01/22/2004
|
Title:
|
REVERSED T-SHAPED FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10765042
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
HIGH PERFORMANCE INTERPOSER FOR A CHIP PACKAGE USING DEFORMABLE BUTTON CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10766249
|
Filing Dt:
|
01/27/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ELECTRONIC STRUCTURES WITH REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10768773
|
Filing Dt:
|
01/29/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
HIGH Q FACTOR INTEGRATED CIRCUIT INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10770163
|
Filing Dt:
|
02/02/2004
|
Title:
|
SELF ALIGNED DOUBLE GATE TRANSISTOR HAVING A STRAINED CHANNEL REGION AND PROCESS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10770170
|
Filing Dt:
|
02/02/2004
|
Title:
|
METHOD OF EXHAUSTIVELY TESTING AN EMBEDDED ROM USING GENERATED ATPG TEST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10770905
|
Filing Dt:
|
02/02/2004
|
Title:
|
REDUCTION OF LATERAL SILICIDE GROWTH IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
10771019
|
Filing Dt:
|
02/03/2004
|
Title:
|
RECEIVE IPSEC IN-LINE PROCESSING OF MUTABLE FIELDS FOR AH ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10771824
|
Filing Dt:
|
02/03/2004
|
Title:
|
SRAM CELL WITH WELL CONTACTS AND P+ DIFFUSION CROSSING TO GROUND OR N+ DIFFUSION CROSSING TO VDD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10774773
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
FIN-TYPE RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10775440
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
LOW K-GATE SPACERS BY FLUORINE IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10775854
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
CIRCUIT BOARD INTEGRATED OPTICAL COUPLING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10777576
|
Filing Dt:
|
02/12/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
VERTICAL CARBON NANOTUBE FIELD EFFECT TRANSISTORS AND ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10780393
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
DUAL DOUBLE GATE TRANSISTOR AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10780554
|
Filing Dt:
|
02/19/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
STRUCTURES AND METHODS FOR INTERGRATION OF ULTRALOW-K DIELECTRICS WITH IMPROVED RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10782811
|
Filing Dt:
|
02/23/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD AND STRUCTURE TO ISOLATE A QUBIT FROM THE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10785894
|
Filing Dt:
|
02/24/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10787002
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10787488
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT LOGIC WITH SELF COMPENSATING BLOCK DELAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10787640
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP UTILIZING CARBON NANOTUBE COMPOSITE INTERCONNECTION VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10787738
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
METHOD OF FABRICATING A SHIFTABLE MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10791094
|
Filing Dt:
|
03/01/2004
|
Title:
|
TRENCHES TO REDUCE LATERAL SILICIDE GROWTH IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10791263
|
Filing Dt:
|
03/02/2004
|
Title:
|
LITHOGRAPHY METHOD AND SYSTEM WITH ADJUSTABLE REFLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10791759
|
Filing Dt:
|
03/04/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD OF REDUCING STI DIVOT FORMATION DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10791904
|
Filing Dt:
|
03/04/2004
|
Title:
|
COMPOSITE TANTALUM CAPPED INLAID COPPER WITH REDUCED ELECTROMIGRATION AND REDUCED STRESS MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
10791914
|
Filing Dt:
|
03/03/2004
|
Title:
|
METHOD OF GENERATING PACKETS WITHOUT REPETITION IN VERIFICATION OF A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10796731
|
Filing Dt:
|
03/09/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
DOPING METHODS FOR FULLY-DEPLETED SOI STRUCTURES, AND DEVICE COMPRISING THE RESULTING DOPED REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10798907
|
Filing Dt:
|
03/11/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD OF FORMING FINFET GATES WITHOUT LONG ETCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10799380
|
Filing Dt:
|
03/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
CMOS ON HYBRID SUBSTRATE WITH DIFFERENT CRYSTAL ORIENTATIONS USING SILICON-TO-SILICON DIRECT WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10801766
|
Filing Dt:
|
03/16/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10804308
|
Filing Dt:
|
03/19/2004
|
Title:
|
LOCATION-BASED REMINDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10804553
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A SELF-ALIGNED NANOCOLUMNAR AIRBRIDGE AND STRUCTURE PRODUCED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10806117
|
Filing Dt:
|
03/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
ENGINEERED METAL GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
10809229
|
Filing Dt:
|
03/25/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
FOUR LAYER ARCHITECTURE FOR NETWORK DEVICE DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10811860
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
CU INTERCONNECTS WITH COMPOSITE BARRIER LAYERS FOR WAFER-TO-WAFER UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
10814482
|
Filing Dt:
|
03/31/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHOD FOR FABRICATING STRAINED SILICON-ON-INSULATOR STRUCTURES AND STRAINED SILICON-ON INSULATOR STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10817811
|
Filing Dt:
|
04/06/2004
|
Title:
|
OFDM RECEIVER HAVING ADAPTIVE CHANNEL ESTIMATOR FOR CORRECTING CHANNEL FADING BASED ON ACCUMULATED PSEUDO POWER VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10818567
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR THE COMPRESSION OF PROBABILITY TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10819441
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
SEMICONDUCTOR ON INSULATOR SUBSTRATE AND DEVICES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10819451
|
Filing Dt:
|
04/07/2004
|
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10824289
|
Filing Dt:
|
04/14/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD OF CREATING HIGH-QUALITY RELAXED SIGE-ON-INSULATOR FOR STRAINED SI CMOS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10827693
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
STRUCTURE TO IMPROVE ADHESION BETWEEN TOP CVD LOW-K DIELECTIRIC AND DIELECTRIC CAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10830006
|
Filing Dt:
|
04/23/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
NARROW FIN FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
10832658
|
Filing Dt:
|
04/27/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
ASYNCHRONOUS PACKET BASED DUAL PORT LINK LIST HEADER AND DATA CREDIT MANAGEMENT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10833651
|
Filing Dt:
|
04/28/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
DEVICE AND METHOD FOR DETERMINING AN ILLUMINATION INTENSITY PROFILE OF AN ILLUMINATOR FOR A LITHOGRAPHY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10835814
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
NON-PLANARIZED, SELF-ALIGNED, NON-VOLATILE PHASE-CHANGE MEMORY ARRAY AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10838378
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
SELF-ALIGNED METAL TO FORM CONTACTS TO GE CONTAINING SUBSTRATES AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10839474
|
Filing Dt:
|
05/05/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR VALIDATING A MEMORY FILE THAT LINKS SPECULATIVE RESULTS OF LOAD OPERATIONS TO REGISTER VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10839872
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
NETWORK INTERFACE WITH SECURITY ASSOCIATION DATA PREFETCH FOR HIGH SPEED OFFLOADED SECURITY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
10843255
|
Filing Dt:
|
05/10/2004
|
Title:
|
MEDIA ACCELERATOR INTERFACE API
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10844794
|
Filing Dt:
|
05/13/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
FAST AND ACCURATE OPTICAL PROXIMITY CORRECTION ENGINE FOR INCORPORATING LONG RANGE FLARE EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
10849847
|
Filing Dt:
|
05/21/2004
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICES BY MICROWAVE CURING OF LOW-K DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10851821
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
POLYCRYSTALLINE SIGE JUNCTIONS FOR ADVANCED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10856503
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
METHOD TO FABRICATE HIGH-PERFORMANCE NPN TRANSISTORS IN A BICMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10856547
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
INDIRECT SWITCHING AND SENSING OF PHASE CHANGE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10858791
|
Filing Dt:
|
06/02/2004
|
Title:
|
METHOD FOR OPTIMIZING LOOP CONTROL OF MICROCODED INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10862518
|
Filing Dt:
|
06/07/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
TECHNIQUE FOR FORMING TRANSISTORS HAVING RAISED DRAIN AND SOURCE REGIONS WITH DIFFERENT HEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10865138
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
DIFFUSED EXTRINSIC BASE AND METHOD FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10867094
|
Filing Dt:
|
06/14/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
MULTI-LEVEL POWER SUPPLY SYSTEM FOR A COMPLEMENTARY METAL OXIDE SEMICONDUCTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10869624
|
Filing Dt:
|
06/16/2004
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
IMPLANTED ASYMMETRIC DOPED POLYSILICON GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
10870318
|
Filing Dt:
|
06/17/2004
|
Title:
|
NETWORK INTERFACE SYSTEMS AND METHODS FOR OFFLOADING SEGMENTATION AND/OR CHECKSUMMING WITH SECURITY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10872173
|
Filing Dt:
|
06/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
MOS ANTIFUSE WITH LOW POST-PROGRAM RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10873733
|
Filing Dt:
|
06/22/2004
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
METHOD OF FORMING METAL/HIGH-K GATE STACKS WITH HIGH MOBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10875727
|
Filing Dt:
|
06/24/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
COMPRESSIVE SIGE <110> GROWTH AND STRUCTURE OF MOSFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10879833
|
Filing Dt:
|
06/29/2004
|
Title:
|
DUAL GATED FINFET GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10881449
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
MOSFET DEVICE WITH IN-SITU DOPED, RAISED SOURCE AND DRAIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10883392
|
Filing Dt:
|
07/01/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR MICROCHANNEL COOLING OF SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
10885462
|
Filing Dt:
|
07/06/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
METHODS FOR THE FORMATION OF FULLY SILICIDED METAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
10887069
|
Filing Dt:
|
07/08/2004
|
Title:
|
DATA PROCESSOR HAVING A CACHE WITH EFFICIENT STORAGE OF PREDECODE INFORMATION, CACHE, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10887087
|
Filing Dt:
|
07/09/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
COPPER CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10887983
|
Filing Dt:
|
07/08/2004
|
Title:
|
QUASI-STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
10890649
|
Filing Dt:
|
07/14/2004
|
Title:
|
Network interface with secondary data and packet information storage and memory control systems to accommodate out-of-order data processing and split transactions on a host system bus
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10892211
|
Filing Dt:
|
07/16/2004
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR REAL-TIME ESTIMATION AND PREDICTION OF THE THERMAL STATE OF A MICROPROCESSOR UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
10899199
|
Filing Dt:
|
07/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
ON-THE-FLY ENCRYPTION/DECRYPTION FOR WLAN COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
10899200
|
Filing Dt:
|
07/26/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
FAST CIPHERING KEY SEARCH FOR WLAN RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10899768
|
Filing Dt:
|
07/27/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
TEMPERATURE SENSOR FOR HIGH POWER VERY LARGE SCALE INTEGRATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10899937
|
Filing Dt:
|
07/27/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
DRAM ACCESS COMMAND QUEUING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10900487
|
Filing Dt:
|
07/28/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
TUNNELING MAGNETORESISTIVE (TMR) SENSOR HAVING A MAGNESIUM OXIDE BARRIER LAYER FORMED BY A MULTI-LAYER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10901868
|
Filing Dt:
|
07/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
RELIABLE LOW-K INTERCONNECT STRUCTURE WITH HYBRID DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
10902601
|
Filing Dt:
|
07/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
AUTONOMIC CLIENT MIGRATION SYSTEM FOR SERVICE ENGAGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10904059
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
STRUCTURE FOR STRAINED CHANNEL FIELD EFFECT TRANSISTOR PAIR HAVING A MEMBER AND A CONTACT VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10904355
|
Filing Dt:
|
11/05/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
METHOD FOR IMPROVING OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10904438
|
Filing Dt:
|
11/10/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
IMPROVED ION DETECTOR FOR IONBEAM APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10904528
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR ACCURATE DEEP TRENCH RESISTANCE MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10904555
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
FLUIDIC COOLING SYSTEMS AND METHODS FOR ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10904601
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR CLEANING A SEMICONDUCTOR SUBSTRATE IN AN IMMERSION LITHOGRAPHY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10904680
|
Filing Dt:
|
11/23/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
DENDRITE GROWTH CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10904681
|
Filing Dt:
|
11/23/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
AN ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10904827
|
Filing Dt:
|
12/01/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
IMPROVED HDP-BASED ILD CAPPING LAYER
|
|