USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	047540/0001			Pages:	843
		Recorded:	07/13/2018
Attorney Dkt #:	509265/2155
Conveyance:	SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 16531
Page 140 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166

Patent #:	9583160	Issue Dt:	02/28/2017	Application #:	14846510	Filing Dt:	09/04/2015
Publication #:	US20170069362	Pub Dt:	03/09/2017
Title:	APPARATUSES INCLUDING MULTIPLE READ MODES AND METHODS FOR SAME

Patent #:	9607705	Issue Dt:	03/28/2017	Application #:	14846549	Filing Dt:	09/04/2015
Publication #:	US20170069392	Pub Dt:	03/09/2017
Title:	APPARATUSES AND METHODS FOR CHARGING A GLOBAL ACCESS LINE PRIOR TO ACCESSING A MEMORY

Patent #:	9773632	Issue Dt:	09/26/2017	Application #:	14847235	Filing Dt:	09/08/2015
Publication #:	US20170069454	Pub Dt:	03/09/2017
Title:	FUSE ELEMENT ASSEMBLIES

Patent #:	9818756	Issue Dt:	11/14/2017	Application #:	14847436	Filing Dt:	09/08/2015
Publication #:	US20150380432	Pub Dt:	12/31/2015
Title:	METHODS OF FORMING A CHARGE-RETAINING TRANSISTOR HAVING SELECTIVELY-FORMED ISLANDS OF CHARGE-TRAPPING MATERIAL WITHIN A LATERAL RECESS

Patent #:	9891842	Issue Dt:	02/13/2018	Application #:	14847807	Filing Dt:	09/08/2015
Publication #:	US20170068464	Pub Dt:	03/09/2017
Title:	SEARCHING DATA IN PARALLEL USING PROCESSOR-IN-MEMORY DEVICES

Patent #:	10282486	Issue Dt:	05/07/2019	Application #:	14847822	Filing Dt:	09/08/2015
Publication #:	US20170068717	Pub Dt:	03/09/2017
Title:	METHODS AND APPARATUSES FOR SEARCHING DATA STORED IN A MEMORY ARRAY USING A REPLICATED DATA PATTERN

Patent #:	9424222	Issue Dt:	08/23/2016	Application #:	14847858	Filing Dt:	09/08/2015
Title:	APPARATUSES AND METHODS FOR CHARGE SHARING ACROSS DATA BUSES BASED ON RESPECTIVE LEVELS OF A DATA BUSES

Patent #:	9703633	Issue Dt:	07/11/2017	Application #:	14848045	Filing Dt:	09/08/2015
Publication #:	US20150378826	Pub Dt:	12/31/2015
Title:	CIRCUITS, APPARATUSES, AND METHODS FOR CORRECTING DATA ERRORS

Patent #:	10014301	Issue Dt:	07/03/2018	Application #:	14848115	Filing Dt:	09/08/2015
Publication #:	US20160005742	Pub Dt:	01/07/2016
Title:	Semiconductor Constructions

Patent #:	9563554	Issue Dt:	02/07/2017	Application #:	14848159	Filing Dt:	09/08/2015
Publication #:	US20150378889	Pub Dt:	12/31/2015
Title:	PERSISTENT CONTENT IN NONVOLATILE MEMORY

Patent #:	9735161	Issue Dt:	08/15/2017	Application #:	14848357	Filing Dt:	09/09/2015
Publication #:	US20170069632	Pub Dt:	03/09/2017
Title:	MEMORY DEVICE AND FABRICATING METHOD THEREOF

Patent #:	9396996	Issue Dt:	07/19/2016	Application #:	14848912	Filing Dt:	09/09/2015
Publication #:	US20150380307	Pub Dt:	12/31/2015
Title:	METHODS OF FORMING OPENINGS IN SEMICONDUCTOR STRUCTURES

Patent #:	9941870	Issue Dt:	04/10/2018	Application #:	14848954	Filing Dt:	09/09/2015
Publication #:	US20170070219	Pub Dt:	03/09/2017
Title:	ADJUSTABLE DELAY CIRCUIT FOR OPTIMIZING TIMING MARGIN

Patent #:	9641193	Issue Dt:	05/02/2017	Application #:	14849280	Filing Dt:	09/09/2015
Publication #:	US20150381199	Pub Dt:	12/31/2015
Title:	COMPARATORS FOR DELTA-SIGMA MODULATORS

Patent #:	9865339	Issue Dt:	01/09/2018	Application #:	14850662	Filing Dt:	09/10/2015
Publication #:	US20150380084	Pub Dt:	12/31/2015
Title:	MEMORY DEVICES WITH REDUCED OPERATIONAL ENERGY IN PHASE CHANGE MATERIAL AND METHODS OF OPERATION

Patent #:	9293639	Issue Dt:	03/22/2016	Application #:	14850715	Filing Dt:	09/10/2015
Publication #:	US20160020356	Pub Dt:	01/21/2016
Title:	VERTICAL SOLID-STATE TRANSDUCERS AND HIGH VOLTAGE SOLID-STATE TRANSDUCERS HAVING BURIED CONTACTS AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	9431421	Issue Dt:	08/30/2016	Application #:	14850781	Filing Dt:	09/10/2015
Publication #:	US20160005761	Pub Dt:	01/07/2016
Title:	Data Line Arrangement and Pillar Arrangement in Apparatuses

Patent #:	9608111	Issue Dt:	03/28/2017	Application #:	14850824	Filing Dt:	09/10/2015
Publication #:	US20160099354	Pub Dt:	04/07/2016
Title:	Recessed Transistors Containing Ferroelectric Material

Patent #:	9692455	Issue Dt:	06/27/2017	Application #:	14852232	Filing Dt:	09/11/2015
Publication #:	US20170077955	Pub Dt:	03/16/2017
Title:	MULTI CHANNEL MEMORY WITH FLEXIBLE CODE-LENGTH ECC

Patent #:	9690653	Issue Dt:	06/27/2017	Application #:	14852259	Filing Dt:	09/11/2015
Publication #:	US20160203045	Pub Dt:	07/14/2016
Title:	SEMICONDUCTOR DEVICE HAVING ERROR CORRECTION CODE (ECC) CIRCUIT

Patent #:	9741723	Issue Dt:	08/22/2017	Application #:	14852852	Filing Dt:	09/14/2015
Publication #:	US20160233297	Pub Dt:	08/11/2016
Title:	SEMICONDUCTOR DEVICE HAVING SHALLOW TRENCH ISOLATION STRUCTURE

Patent #:	9691441	Issue Dt:	06/27/2017	Application #:	14853557	Filing Dt:	09/14/2015
Publication #:	US20160005442	Pub Dt:	01/07/2016
Title:	Memory Programming Methods and Memory Systems

Patent #:	9577188	Issue Dt:	02/21/2017	Application #:	14853740	Filing Dt:	09/14/2015
Publication #:	US20160056375	Pub Dt:	02/25/2016
Title:	SEMICONDUCTOR CONSTRUCTIONS AND METHODS OF FORMING MEMORY CELLS

Patent #:	9401476	Issue Dt:	07/26/2016	Application #:	14853775	Filing Dt:	09/14/2015
Publication #:	US20160005968	Pub Dt:	01/07/2016
Title:	Methods of Forming Memory Structures

Patent #:	9679964	Issue Dt:	06/13/2017	Application #:	14853793	Filing Dt:	09/14/2015
Publication #:	US20160005815	Pub Dt:	01/07/2016
Title:	Semiconductor Constructions Having Peripheral Regions With Spaced Apart Mesas

Patent #:	9780052	Issue Dt:	10/03/2017	Application #:	14853807	Filing Dt:	09/14/2015
Publication #:	US20170077052	Pub Dt:	03/16/2017
Title:	COLLARS FOR UNDER-BUMP METAL STRUCTURES AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	9412936	Issue Dt:	08/09/2016	Application #:	14854212	Filing Dt:	09/15/2015
Publication #:	US20160005962	Pub Dt:	01/07/2016
Title:	Memory Cells, Methods of Forming Memory Cells and Methods of Forming Memory Arrays

Patent #:	9530475	Issue Dt:	12/27/2016	Application #:	14854418	Filing Dt:	09/15/2015
Publication #:	US20160005447	Pub Dt:	01/07/2016
Title:	INDEPENDENTLY ADDRESSABLE MEMORY ARRAY ADDRESS SPACES

Patent #:	9454427	Issue Dt:	09/27/2016	Application #:	14855203	Filing Dt:	09/15/2015
Publication #:	US20160004595	Pub Dt:	01/07/2016
Title:	SHIFTING READ DATA

Patent #:	9412594	Issue Dt:	08/09/2016	Application #:	14855845	Filing Dt:	09/16/2015
Publication #:	US20160005601	Pub Dt:	01/07/2016
Title:	INTEGRATED CIRCUIT FABRICATION

Patent #:	10074432	Issue Dt:	09/11/2018	Application #:	14856105	Filing Dt:	09/16/2015
Publication #:	US20160005473	Pub Dt:	01/07/2016
Title:	PROGRAMMING OF MEMORY DEVICES

Patent #:	9564222	Issue Dt:	02/07/2017	Application #:	14856147	Filing Dt:	09/16/2015
Publication #:	US20160005467	Pub Dt:	01/07/2016
Title:	COMMAND SIGNAL MANAGEMENT IN INTEGRATED CIRCUIT DEVICES

Patent #:	9704542	Issue Dt:	07/11/2017	Application #:	14857305	Filing Dt:	09/17/2015
Publication #:	US20160005471	Pub Dt:	01/07/2016
Title:	AUTOMATIC WORD LINE LEAKAGE MEASUREMENT CIRCUITRY

Patent #:	10062844	Issue Dt:	08/28/2018	Application #:	14857369	Filing Dt:	09/17/2015
Publication #:	US20160005967	Pub Dt:	01/07/2016
Title:	APPARATUSES INCLUDING ELECTRODES HAVING A CONDUCTIVE BARRIER MATERIAL AND METHODS OF FORMING SAME

Patent #:	9437304	Issue Dt:	09/06/2016	Application #:	14857475	Filing Dt:	09/17/2015
Publication #:	US20160005474	Pub Dt:	01/07/2016
Title:	MEMORY DEVICES AND PROGRAMMING MEMORY ARRAYS THEREOF

Patent #:	9880772	Issue Dt:	01/30/2018	Application #:	14860326	Filing Dt:	09/21/2015
Publication #:	US20170083260	Pub Dt:	03/23/2017
Title:	SYSTEMS AND METHODS FOR PROVIDING FILE INFORMATION IN A MEMORY SYSTEM PROTOCOL

Patent #:	NONE	Issue Dt:		Application #:	14860419	Filing Dt:	09/21/2015
Publication #:	US20160031707	Pub Dt:	02/04/2016
Title:	MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES

Patent #:	9544164	Issue Dt:	01/10/2017	Application #:	14860473	Filing Dt:	09/21/2015
Publication #:	US20160080170	Pub Dt:	03/17/2016
Title:	COMPUTERIZED APPARATUS WITH A HIGH SPEED DATA BUS

Patent #:	9698346	Issue Dt:	07/04/2017	Application #:	14861259	Filing Dt:	09/22/2015
Publication #:	US20160013404	Pub Dt:	01/14/2016
Title:	THERMALLY OPTIMIZED PHASE CHANGE MEMORY CELLS AND METHODS OF FABRICATING THE SAME

Patent #:	9460803	Issue Dt:	10/04/2016	Application #:	14864990	Filing Dt:	09/25/2015
Title:	DATA PATH WITH CLOCK-DATA TRACKING

Patent #:	9678524	Issue Dt:	06/13/2017	Application #:	14866152	Filing Dt:	09/25/2015
Publication #:	US20170090503	Pub Dt:	03/30/2017
Title:	APPARATUSES AND METHODS FOR POWER REGULATION BASED ON INPUT POWER

Patent #:	9729131	Issue Dt:	08/08/2017	Application #:	14866250	Filing Dt:	09/25/2015
Publication #:	US20170093386	Pub Dt:	03/30/2017
Title:	SYSTEM AND METHOD FOR DUTY CYCLE CORRECTION

Patent #:	10352775	Issue Dt:	07/16/2019	Application #:	14866371	Filing Dt:	09/25/2015
Publication #:	US20170089766	Pub Dt:	03/30/2017
Title:	SYSTEMS AND METHODS FOR REDUCING TEMPERATURE SENSOR READING VARIATION DUE TO DEVICE MISMATCH

Patent #:	9696910	Issue Dt:	07/04/2017	Application #:	14867139	Filing Dt:	09/28/2015
Publication #:	US20160018993	Pub Dt:	01/21/2016
Title:	DATA COMPRESSION AND MANAGEMENT

Patent #:	9640588	Issue Dt:	05/02/2017	Application #:	14867185	Filing Dt:	09/28/2015
Publication #:	US20160020256	Pub Dt:	01/21/2016
Title:	MEMORY CELL WITH INDEPENDENTLY-SIZED ELEMENTS

Patent #:	9865611	Issue Dt:	01/09/2018	Application #:	14867914	Filing Dt:	09/28/2015
Publication #:	US20160020218	Pub Dt:	01/21/2016
Title:	MULTI-TIERED SEMICONDUCTOR DEVICES AND ASSOCIATED METHODS

Patent #:	9734915	Issue Dt:	08/15/2017	Application #:	14867948	Filing Dt:	09/28/2015
Publication #:	US20160019970	Pub Dt:	01/21/2016
Title:	SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY

Patent #:	10109357	Issue Dt:	10/23/2018	Application #:	14867985	Filing Dt:	09/28/2015
Publication #:	US20160019974	Pub Dt:	01/21/2016
Title:	MEMORY REFRESH METHODS AND APPARATUSES

Patent #:	9792097	Issue Dt:	10/17/2017	Application #:	14868047	Filing Dt:	09/28/2015
Publication #:	US20160019034	Pub Dt:	01/21/2016
Title:	METHOD AND APPARATUS FOR COMPILING REGULAR EXPRESSIONS

Patent #:	9607692	Issue Dt:	03/28/2017	Application #:	14868604	Filing Dt:	09/29/2015
Publication #:	US20160099048	Pub Dt:	04/07/2016
Title:	THRESHOLD VOLTAGE DISTRIBUTION DETERMINATION

Patent #:	9552876	Issue Dt:	01/24/2017	Application #:	14868896	Filing Dt:	09/29/2015
Publication #:	US20160019958	Pub Dt:	01/21/2016
Title:	DESCENDING SET VERIFY FOR PHASE CHANGE MEMORY

Patent #:	9379241	Issue Dt:	06/28/2016	Application #:	14869546	Filing Dt:	09/29/2015
Publication #:	US20160020322	Pub Dt:	01/21/2016
Title:	SEMICONDUCTOR DEVICE WITH STRAINED CHANNELS

Patent #:	9437263	Issue Dt:	09/06/2016	Application #:	14871723	Filing Dt:	09/30/2015
Publication #:	US20160027486	Pub Dt:	01/28/2016
Title:	APPARATUSES AND METHODS FOR PROVIDING STROBE SIGNALS TO MEMORIES

Patent #:	9405679	Issue Dt:	08/02/2016	Application #:	14872455	Filing Dt:	10/01/2015
Publication #:	US20160026564	Pub Dt:	01/28/2016
Title:	DETERMINING A LOCATION OF A MEMORY DEVICE IN A SOLID STATE DEVICE

Patent #:	9418848	Issue Dt:	08/16/2016	Application #:	14873089	Filing Dt:	10/01/2015
Publication #:	US20160027638	Pub Dt:	01/28/2016
Title:	METHODS OF FORMING PATTERNS WITH A MASK FORMED UTILIZING A BRUSH LAYER

Patent #:	9722014	Issue Dt:	08/01/2017	Application #:	14873893	Filing Dt:	10/02/2015
Publication #:	US20160027865	Pub Dt:	01/28/2016
Title:	MEMORY DEVICES INCLUDING CAPACITOR STRUCTURES HAVING IMPROVED AREA EFFICIENCY

Patent #:	10177122	Issue Dt:	01/08/2019	Application #:	14874064	Filing Dt:	10/02/2015
Publication #:	US20160049387	Pub Dt:	02/18/2016
Title:	HIGH VOLTAGE SOLID-STATE TRANSDUCERS AND SOLID-STATE TRANSDUCER ARRAYS HAVING ELECTRICAL CROSS-CONNECTIONS AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	9836218	Issue Dt:	12/05/2017	Application #:	14874068	Filing Dt:	10/02/2015
Publication #:	US20160098208	Pub Dt:	04/07/2016
Title:	COMPUTING REDUCTION AND PREFIX SUM OPERATIONS IN MEMORY

Patent #:	9940026	Issue Dt:	04/10/2018	Application #:	14874151	Filing Dt:	10/02/2015
Publication #:	US20160098209	Pub Dt:	04/07/2016
Title:	MULTIDIMENSIONAL CONTIGUOUS MEMORY ALLOCATION

Patent #:	9530927	Issue Dt:	12/27/2016	Application #:	14874231	Filing Dt:	10/02/2015
Publication #:	US20160027957	Pub Dt:	01/28/2016
Title:	LIGHT EMITTING DEVICES WITH BUILT-IN CHROMATICITY CONVERSION AND METHODS OF MANUFACTURING

Patent #:	9601384	Issue Dt:	03/21/2017	Application #:	14874652	Filing Dt:	10/05/2015
Publication #:	US20160027701	Pub Dt:	01/28/2016
Title:	METHOD OF FORMING A SEMICONDUCTOR DEVICE COMPRISING FIRST AND SECOND NITRIDE LAYERS

Patent #:	11385797	Issue Dt:	07/12/2022	Application #:	14874841	Filing Dt:	10/05/2015
Publication #:	US20170097781	Pub Dt:	04/06/2017
Title:	SOLID STATE STORAGE DEVICE WITH VARIABLE LOGICAL CAPACITY BASED ON MEMORY LIFECYCLE

Patent #:	11355607	Issue Dt:	06/07/2022	Application #:	14875493	Filing Dt:	10/05/2015
Publication #:	US20160027882	Pub Dt:	01/28/2016
Title:	SEMICONDUCTOR DEVICE STRUCTURES WITH LINERS

Patent #:	9431493	Issue Dt:	08/30/2016	Application #:	14875497	Filing Dt:	10/05/2015
Publication #:	US20160027883	Pub Dt:	01/28/2016
Title:	METHODS OF FORMING CHARGE-TRAPPING REGIONS

Patent #:	9864879	Issue Dt:	01/09/2018	Application #:	14876600	Filing Dt:	10/06/2015
Publication #:	US20170098102	Pub Dt:	04/06/2017
Title:	SECURE SUBSYSTEM

Patent #:	9590014	Issue Dt:	03/07/2017	Application #:	14877006	Filing Dt:	10/07/2015
Publication #:	US20160035791	Pub Dt:	02/04/2016
Title:	RESISTANCE VARIABLE MEMORY CELL STRUCTURES AND METHODS

Patent #:	9929064	Issue Dt:	03/27/2018	Application #:	14877360	Filing Dt:	10/07/2015
Publication #:	US20160027706	Pub Dt:	01/28/2016
Title:	THROUGH-SUBSTRATE VIA (TSV) TESTING

Patent #:	9887083	Issue Dt:	02/06/2018	Application #:	14877677	Filing Dt:	10/07/2015
Publication #:	US20160027642	Pub Dt:	01/28/2016
Title:	METHODS OF FORMING CAPACITORS

Patent #:	9379197	Issue Dt:	06/28/2016	Application #:	14877889	Filing Dt:	10/07/2015
Title:	RECESS ARRAY DEVICE

Patent #:	9449953	Issue Dt:	09/20/2016	Application #:	14877949	Filing Dt:	10/08/2015
Title:	PACKAGE-ON-PACKAGE ASSEMBLY AND METHOD FOR MANUFACTURING THE SAME

Patent #:	9659950	Issue Dt:	05/23/2017	Application #:	14877997	Filing Dt:	10/08/2015
Publication #:	US20160027793	Pub Dt:	01/28/2016
Title:	SEMICONDUCTOR DEVICES INCLUDING STAIR STEP STRUCTURES, AND RELATED METHODS

Patent #:	9741409	Issue Dt:	08/22/2017	Application #:	14878354	Filing Dt:	10/08/2015
Publication #:	US20160027531	Pub Dt:	01/28/2016
Title:	APPARATUSES AND METHODS FOR TARGETED REFRESHING OF MEMORY

Patent #:	9472265	Issue Dt:	10/18/2016	Application #:	14878452	Filing Dt:	10/08/2015
Publication #:	US20160027497	Pub Dt:	01/28/2016
Title:	APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY

Patent #:	9768123	Issue Dt:	09/19/2017	Application #:	14879363	Filing Dt:	10/09/2015
Publication #:	US20160035681	Pub Dt:	02/04/2016
Title:	SEMICONDUCTOR DEVICE STRUCTURES INLCUDING A DISTRIBUTED BRAGG REFLECTOR

Patent #:	9831002	Issue Dt:	11/28/2017	Application #:	14880504	Filing Dt:	10/12/2015
Publication #:	US20160035436	Pub Dt:	02/04/2016
Title:	APPARATUSES AND METHODS FOR OPERATING A MEMORY DEVICE

Patent #:	9595672	Issue Dt:	03/14/2017	Application #:	14881630	Filing Dt:	10/13/2015
Publication #:	US20160035977	Pub Dt:	02/04/2016
Title:	MEMORY ELEMENTS USING SELF-ALIGNED PHASE CHANGE MATERIAL LAYERS AND METHODS OF MANUFACTURING SAME

Patent #:	9665462	Issue Dt:	05/30/2017	Application #:	14883377	Filing Dt:	10/14/2015
Publication #:	US20170109249	Pub Dt:	04/20/2017
Title:	APPARATUSES AND METHODS FOR ARBITRATING A SHARED TERMINAL FOR CALIBRATION OF AN IMPEDANCE TERMINATION

Patent #:	9766831	Issue Dt:	09/19/2017	Application #:	14883454	Filing Dt:	10/14/2015
Publication #:	US20170109091	Pub Dt:	04/20/2017
Title:	APPARATUSES AND METHODS FOR ARBITRATING A SHARED TERMINAL FOR CALIBRATION OF AN IMPEDANCE TERMINATION

Patent #:	9748184	Issue Dt:	08/29/2017	Application #:	14883632	Filing Dt:	10/15/2015
Publication #:	US20170110419	Pub Dt:	04/20/2017
Title:	WAFER LEVEL PACKAGE WITH TSV-LESS INTERPOSER

Patent #:	9385317	Issue Dt:	07/05/2016	Application #:	14884035	Filing Dt:	10/15/2015
Publication #:	US20160035974	Pub Dt:	02/04/2016
Title:	Memory Cells and Methods of Forming Memory Cells

Patent #:	9734900	Issue Dt:	08/15/2017	Application #:	14885230	Filing Dt:	10/16/2015
Publication #:	US20160035418	Pub Dt:	02/04/2016
Title:	MEMORY DEVICE ARCHITECTURE

Patent #:	10163467	Issue Dt:	12/25/2018	Application #:	14885546	Filing Dt:	10/16/2015
Publication #:	US20160110135	Pub Dt:	04/21/2016
Title:	MULTIPLE ENDIANNESS COMPATIBILITY

Patent #:	9299449	Issue Dt:	03/29/2016	Application #:	14886536	Filing Dt:	10/19/2015
Publication #:	US20160042799	Pub Dt:	02/11/2016
Title:	METHODS AND APPARATUS FOR SENSING A MEMORY CELL

Patent #:	9858079	Issue Dt:	01/02/2018	Application #:	14887033	Filing Dt:	10/19/2015
Publication #:	US20160041828	Pub Dt:	02/11/2016
Title:	METHOD AND SYSTEM FOR GENERATING OBJECT CODE TO FACILITATE PREDICTIVE MEMORY RETRIEVAL

Patent #:	9671294	Issue Dt:	06/06/2017	Application #:	14887138	Filing Dt:	10/19/2015
Publication #:	US20160041042	Pub Dt:	02/11/2016
Title:	SEMICONDUCTOR DEVICE INCLUDING A TEMPERATURE SENSOR CIRCUIT

Patent #:	9865324	Issue Dt:	01/09/2018	Application #:	14887217	Filing Dt:	10/19/2015
Publication #:	US20170110173	Pub Dt:	04/20/2017
Title:	METHOD AND APPARATUS FOR DECODING COMMANDS

Patent #:	9972532	Issue Dt:	05/15/2018	Application #:	14887359	Filing Dt:	10/20/2015
Publication #:	US20160042995	Pub Dt:	02/11/2016
Title:	INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS AND THEIR FORMATION

Patent #:	10162526	Issue Dt:	12/25/2018	Application #:	14887951	Filing Dt:	10/20/2015
Publication #:	US20170109084	Pub Dt:	04/20/2017
Title:	LOGICAL ADDRESS HISTORY MANAGEMENT IN MEMORY DEVICE

Patent #:	9509535	Issue Dt:	11/29/2016	Application #:	14918346	Filing Dt:	10/20/2015
Publication #:	US20160043885	Pub Dt:	02/11/2016
Title:	MULTI-LEVEL SIGNALING

Patent #:	9524117	Issue Dt:	12/20/2016	Application #:	14918364	Filing Dt:	10/20/2015
Publication #:	US20160041785	Pub Dt:	02/11/2016
Title:	CONTROL OF PAGE ACCESS IN MEMORY

Patent #:	10049874	Issue Dt:	08/14/2018	Application #:	14920018	Filing Dt:	10/22/2015
Publication #:	US20160042941	Pub Dt:	02/11/2016
Title:	SELF-ASSEMBLED NANOSTRUCTURES INCLUDING METAL OXIDES AND SEMICONDUCTOR STRUCTURES COMPRISED THEREOF

Patent #:	10068875	Issue Dt:	09/04/2018	Application #:	14920394	Filing Dt:	10/22/2015
Publication #:	US20170117254	Pub Dt:	04/27/2017
Title:	APPARATUSES AND METHODS FOR HEAT TRANSFER FROM PACKAGED SEMICONDUCTOR DIE

Patent #:	10147480	Issue Dt:	12/04/2018	Application #:	14920537	Filing Dt:	10/22/2015
Publication #:	US20160188250	Pub Dt:	06/30/2016
Title:	SORT OPERATION IN MEMORY

Patent #:	9779784	Issue Dt:	10/03/2017	Application #:	14921509	Filing Dt:	10/23/2015
Publication #:	US20160125919	Pub Dt:	05/05/2016
Title:	APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY

Patent #:	10082976	Issue Dt:	09/25/2018	Application #:	14921877	Filing Dt:	10/23/2015
Publication #:	US20160103627	Pub Dt:	04/14/2016
Title:	METHOD AND APPARATUS FOR CONFIGURING WRITE PERFORMANCE FOR ELECTRICALLY WRITABLE MEMORY DEVICES

Patent #:	10467155	Issue Dt:	11/05/2019	Application #:	14923269	Filing Dt:	10/26/2015
Publication #:	US20170116139	Pub Dt:	04/27/2017
Title:	COMMAND PACKETS FOR THE DIRECT CONTROL OF NON-VOLATILE MEMORY CHANNELS WITHIN A SOLID STATE DRIVE

Patent #:	10056338	Issue Dt:	08/21/2018	Application #:	14923449	Filing Dt:	10/27/2015
Publication #:	US20170117232	Pub Dt:	04/27/2017
Title:	METHODS OF FORMING SEMICONDUCTOR PACKAGES INCLUDING MOLDING SEMICONDUCTOR CHIPS OF THE SEMICONDUCTOR PACKAGES

Patent #:	9793282	Issue Dt:	10/17/2017	Application #:	14925589	Filing Dt:	10/28/2015
Publication #:	US20160049417	Pub Dt:	02/18/2016
Title:	FLOATING GATE MEMORY CELLS IN VERTICAL MEMORY

Patent #:	9601675	Issue Dt:	03/21/2017	Application #:	14926276	Filing Dt:	10/29/2015
Publication #:	US20160049565	Pub Dt:	02/18/2016
Title:	VERTICAL SOLID-STATE TRANSDUCERS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS

100

Patent #:	10452596	Issue Dt:	10/22/2019	Application #:	14927061	Filing Dt:	10/29/2015
Publication #:	US20170123707	Pub Dt:	05/04/2017
Title:	MEMORY CELLS CONFIGURED IN MULTIPLE CONFIGURATION MODES

Assignors

MICRON TECHNOLOGY, INC.

Exec Dt:

07/03/2018

MICRON SEMICONDUCTOR PRODUCTS, INC.

Exec Dt:

07/03/2018

Assignee

JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT

10 S. DEARBORN

7TH FLOOR

CHICAGO, ILLINOIS 60603

Correspondence name and address
	MARCELA ROBLEDO
	2475 HANOVER STREET
	PALO ALTO, CA 94304

Search Results as of: 05/31/2024 05:41 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6